WO2006082985A3 - Methods and apparatus for providing a secure booting sequence in a processor - Google Patents

Methods and apparatus for providing a secure booting sequence in a processor Download PDF

Info

Publication number
WO2006082985A3
WO2006082985A3 PCT/JP2006/302095 JP2006302095W WO2006082985A3 WO 2006082985 A3 WO2006082985 A3 WO 2006082985A3 JP 2006302095 W JP2006302095 W JP 2006302095W WO 2006082985 A3 WO2006082985 A3 WO 2006082985A3
Authority
WO
WIPO (PCT)
Prior art keywords
processor
boot code
methods
providing
processors
Prior art date
Application number
PCT/JP2006/302095
Other languages
French (fr)
Other versions
WO2006082985A2 (en
Inventor
Akiyuki Hatakeyama
Original Assignee
Sony Computer Entertainment Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc filed Critical Sony Computer Entertainment Inc
Publication of WO2006082985A2 publication Critical patent/WO2006082985A2/en
Publication of WO2006082985A3 publication Critical patent/WO2006082985A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/51—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems at application loading time, e.g. accepting, rejecting, starting or inhibiting executable software based on integrity or source reliability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
    • G06F21/575—Secure boot
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
    • H04L9/3236—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials using cryptographic hash functions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/2105—Dual mode as a secondary aspect
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/2107—File encryption
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • H04L2209/125—Parallelization or pipelining, e.g. for accelerating processing of cryptographic operations

Abstract

Methods and apparatus provide for: reading encrypted boot code from a storage medium into a local memory associated with a first of a plurality of processors; decrypting the encrypted boot code using a trusted decryption function of the first processor such that the boot code is verified as being authentic; booting the first processor using the boot code from the local memory; and authenticating boot code for one or more of the other processors in the first processor prior to the one or more other processors booting up.
PCT/JP2006/302095 2005-02-07 2006-02-01 Methods and apparatus for providing a secure booting sequence in a processor WO2006082985A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US65050605P 2005-02-07 2005-02-07
US60/650,506 2005-02-07

Publications (2)

Publication Number Publication Date
WO2006082985A2 WO2006082985A2 (en) 2006-08-10
WO2006082985A3 true WO2006082985A3 (en) 2006-10-26

Family

ID=36579287

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2006/302095 WO2006082985A2 (en) 2005-02-07 2006-02-01 Methods and apparatus for providing a secure booting sequence in a processor

Country Status (3)

Country Link
US (1) US7831839B2 (en)
JP (1) JP4489030B2 (en)
WO (1) WO2006082985A2 (en)

Families Citing this family (81)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8782654B2 (en) 2004-03-13 2014-07-15 Adaptive Computing Enterprises, Inc. Co-allocating a reservation spanning different compute resources types
US20070266388A1 (en) 2004-06-18 2007-11-15 Cluster Resources, Inc. System and method for providing advanced reservations in a compute environment
US20060026417A1 (en) * 2004-07-30 2006-02-02 Information Assurance Systems L.L.C. High-assurance secure boot content protection
US8176490B1 (en) 2004-08-20 2012-05-08 Adaptive Computing Enterprises, Inc. System and method of interfacing a workload manager and scheduler with an identity manager
CA2586763C (en) 2004-11-08 2013-12-17 Cluster Resources, Inc. System and method of providing system jobs within a compute environment
US9075657B2 (en) 2005-04-07 2015-07-07 Adaptive Computing Enterprises, Inc. On-demand access to compute resources
US8863143B2 (en) 2006-03-16 2014-10-14 Adaptive Computing Enterprises, Inc. System and method for managing a hybrid compute environment
US9231886B2 (en) 2005-03-16 2016-01-05 Adaptive Computing Enterprises, Inc. Simple integration of an on-demand compute environment
US7496692B2 (en) * 2005-10-18 2009-02-24 International Business Machines Corporation Validating chip configuration data
KR100625811B1 (en) * 2005-12-09 2006-09-18 엠텍비젼 주식회사 Method and apparatus for correcting code data error
US8291226B2 (en) * 2006-02-10 2012-10-16 Qualcomm Incorporated Method and apparatus for securely booting from an external storage device
JP4795812B2 (en) * 2006-02-22 2011-10-19 富士通セミコンダクター株式会社 Secure processor
US7594104B2 (en) * 2006-06-09 2009-09-22 International Business Machines Corporation System and method for masking a hardware boot sequence
US7774616B2 (en) * 2006-06-09 2010-08-10 International Business Machines Corporation Masking a boot sequence by providing a dummy processor
US20070288740A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for secure boot across a plurality of processors
US20070288761A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for booting a multiprocessor device based on selection of encryption keys to be provided to processors
US20070288738A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for selecting a random processor to boot on a multiprocessor system
US7424398B2 (en) * 2006-06-22 2008-09-09 Lexmark International, Inc. Boot validation system and method
US20080046891A1 (en) * 2006-07-12 2008-02-21 Jayesh Sanchorawala Cooperative asymmetric multiprocessing for embedded systems
US8510859B2 (en) 2006-09-26 2013-08-13 Intel Corporation Methods and arrangements to launch trusted, co-existing environments
US8190869B2 (en) * 2007-04-17 2012-05-29 Lexmark International, Inc. Dual boot strategy to authenticate firmware in a computing device
US8041773B2 (en) 2007-09-24 2011-10-18 The Research Foundation Of State University Of New York Automatic clustering for self-organizing grids
US8683213B2 (en) 2007-10-26 2014-03-25 Qualcomm Incorporated Progressive boot for a wireless device
US9069990B2 (en) 2007-11-28 2015-06-30 Nvidia Corporation Secure information storage system and method
US8661234B2 (en) * 2008-01-31 2014-02-25 Microsoft Corporation Individualized per device initialization of computing devices in avoidance of mass exploitation of vulnerabilities
KR101502032B1 (en) * 2008-03-06 2015-03-12 삼성전자주식회사 Processor apparatus having secure performance
US9613215B2 (en) * 2008-04-10 2017-04-04 Nvidia Corporation Method and system for implementing a secure chain of trust
JP4947239B2 (en) * 2009-03-31 2012-06-06 富士通株式会社 Information processing apparatus having configuration change verification function and control method thereof
US8245024B2 (en) 2009-08-21 2012-08-14 Micron Technology, Inc. Booting in systems having devices coupled in a chained configuration
US9876735B2 (en) 2009-10-30 2018-01-23 Iii Holdings 2, Llc Performance and power optimized computer system architectures and methods leveraging power optimized tree fabric interconnect
US20110103391A1 (en) 2009-10-30 2011-05-05 Smooth-Stone, Inc. C/O Barry Evans System and method for high-performance, low-power data center interconnect fabric
US8599863B2 (en) 2009-10-30 2013-12-03 Calxeda, Inc. System and method for using a multi-protocol fabric module across a distributed server interconnect fabric
US9054990B2 (en) 2009-10-30 2015-06-09 Iii Holdings 2, Llc System and method for data center security enhancements leveraging server SOCs or server fabrics
US9465771B2 (en) 2009-09-24 2016-10-11 Iii Holdings 2, Llc Server on a chip and node cards comprising one or more of same
US20130107444A1 (en) 2011-10-28 2013-05-02 Calxeda, Inc. System and method for flexible storage and networking provisioning in large scalable processor installations
US9069929B2 (en) 2011-10-31 2015-06-30 Iii Holdings 2, Llc Arbitrating usage of serial port in node card of scalable and modular servers
US9077654B2 (en) 2009-10-30 2015-07-07 Iii Holdings 2, Llc System and method for data center security enhancements leveraging managed server SOCs
US9680770B2 (en) 2009-10-30 2017-06-13 Iii Holdings 2, Llc System and method for using a multi-protocol fabric module across a distributed server interconnect fabric
US10877695B2 (en) 2009-10-30 2020-12-29 Iii Holdings 2, Llc Memcached server functionality in a cluster of data processing nodes
US9311269B2 (en) 2009-10-30 2016-04-12 Iii Holdings 2, Llc Network proxy for high-performance, low-power data center interconnect fabric
US9648102B1 (en) 2012-12-27 2017-05-09 Iii Holdings 2, Llc Memcached server functionality in a cluster of data processing nodes
US11720290B2 (en) 2009-10-30 2023-08-08 Iii Holdings 2, Llc Memcached server functionality in a cluster of data processing nodes
US8429391B2 (en) 2010-04-16 2013-04-23 Micron Technology, Inc. Boot partitions in memory devices and systems
JP5815717B2 (en) * 2010-10-15 2015-11-17 コーヒレント・ロジックス・インコーポレーテッド Disabling communication in multiprocessor systems
US20120179899A1 (en) * 2011-01-07 2012-07-12 International Business Machines Corporation Upgradeable processor enabling hardware licensing
US8850177B2 (en) * 2011-07-08 2014-09-30 Openpeak Inc. System and method for validating components during a booting process
WO2013012435A1 (en) * 2011-07-18 2013-01-24 Hewlett-Packard Development Company, L.P. Security parameter zeroization
US20130239214A1 (en) * 2012-03-06 2013-09-12 Trusteer Ltd. Method for detecting and removing malware
US8839004B1 (en) * 2012-04-16 2014-09-16 Ionu Security, Inc. Secure cloud computing infrastructure
US9367328B2 (en) * 2012-06-28 2016-06-14 Intel Corporation Out-of-band host OS boot sequence verification
CN103679059A (en) * 2012-08-29 2014-03-26 珠海扬智电子科技有限公司 Secure starting-up method and computer system
EP2912588A4 (en) 2012-10-25 2016-06-29 Intel Corp Anti-theft in firmware
KR102068485B1 (en) 2012-11-30 2020-01-21 삼성전자주식회사 Nonvolatile memory module and method for operating thereof
US9881161B2 (en) 2012-12-06 2018-01-30 S-Printing Solution Co., Ltd. System on chip to perform a secure boot, an image forming apparatus using the same, and method thereof
US9070251B2 (en) * 2013-03-08 2015-06-30 Igt Multi-tiered static chain of trust
US9600291B1 (en) * 2013-03-14 2017-03-21 Altera Corporation Secure boot using a field programmable gate array (FPGA)
US10733288B2 (en) 2013-04-23 2020-08-04 Hewlett-Packard Development Company, L.P. Verifying controller code and system boot code
US9830456B2 (en) * 2013-10-21 2017-11-28 Cisco Technology, Inc. Trust transference from a trusted processor to an untrusted processor
US9507942B2 (en) 2013-11-13 2016-11-29 Via Technologies, Inc. Secure BIOS mechanism in a trusted computing system
US9129113B2 (en) 2013-11-13 2015-09-08 Via Technologies, Inc. Partition-based apparatus and method for securing bios in a trusted computing system during execution
US9547767B2 (en) * 2013-11-13 2017-01-17 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution
TWI560611B (en) * 2013-11-13 2016-12-01 Via Tech Inc Apparatus and method for securing bios
US10055588B2 (en) * 2013-11-13 2018-08-21 Via Technologies, Inc. Event-based apparatus and method for securing BIOS in a trusted computing system during execution
TWI595361B (en) * 2013-12-13 2017-08-11 祥碩科技股份有限公司 Electronic device and method for loading program code thereof
DE102014101836A1 (en) 2014-02-13 2015-08-13 Fujitsu Technology Solutions Intellectual Property Gmbh Method for booting up a production computer system
WO2015165000A1 (en) * 2014-04-28 2015-11-05 Intel Corporation Securely booting a computing device
GB2540408B (en) * 2015-07-16 2021-09-15 Trw Ltd Electronic control units for vehicles
EP3316169B1 (en) 2016-10-31 2021-04-07 VIA Technologies, Inc. Jtag-based secure bios mechanism in a trusted computing system
EP3316167B1 (en) 2016-10-31 2021-04-07 VIA Technologies, Inc. Programmable secure bios mechanism in a trusted computing system
EP3316168B1 (en) 2016-10-31 2021-04-07 VIA Technologies, Inc. Fuse-enabled secure bios mechanism in a trusted computing system
EP3316170B1 (en) 2016-10-31 2021-04-07 VIA Technologies, Inc. Fuse-enabled secure bios mechanism with override feature
US10230527B2 (en) * 2017-04-19 2019-03-12 Continental Automotive Systems, Inc. Method and apparatus to quickly authenticate program using a security element
US10402567B2 (en) 2017-06-25 2019-09-03 Microsoft Technology Licensing, Llc Secure boot for multi-core processor
US10708061B2 (en) 2017-06-25 2020-07-07 Microsoft Technology Licensing, Llc Secure key storage for multi-core processor
US10503892B2 (en) 2017-06-25 2019-12-10 Microsoft Technology Licensing, Llc Remote attestation for multi-core processor
US10585671B2 (en) 2017-07-17 2020-03-10 International Business Machines Corporation Resource-based boot sequence
US11314868B2 (en) * 2018-08-31 2022-04-26 Fungible, Inc. Rapidly establishing a chain of trust in a computing system
FR3094520B1 (en) * 2019-03-25 2021-10-22 St Microelectronics Rousset Encryption and / or decryption key
JP7286381B2 (en) * 2019-04-01 2023-06-05 キヤノン株式会社 Information processing device and its control method
US11768611B2 (en) 2020-04-02 2023-09-26 Axiado Corporation Secure boot of a processing chip
CN111597560B (en) * 2020-05-18 2023-05-09 国网电力科学研究院有限公司 Safe and reliable module starting method and system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0606771A2 (en) * 1993-01-07 1994-07-20 International Business Machines Corporation Method and apparatus for providing enhanced data verification in a computer system
US5937063A (en) * 1996-09-30 1999-08-10 Intel Corporation Secure boot
US20030014653A1 (en) * 2001-07-10 2003-01-16 Peter Moller Memory device with data security in a processor
US20040064457A1 (en) * 2002-09-27 2004-04-01 Zimmer Vincent J. Mechanism for providing both a secure and attested boot

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02311928A (en) * 1989-05-26 1990-12-27 Nec Corp Ciphering firmware system
US5491788A (en) * 1993-09-10 1996-02-13 Compaq Computer Corp. Method of booting a multiprocessor computer where execution is transferring from a first processor to a second processor based on the first processor having had a critical error
JPH07248921A (en) * 1994-03-09 1995-09-26 Hitachi Ltd Initial program loading method for parallel processor system
US5615263A (en) 1995-01-06 1997-03-25 Vlsi Technology, Inc. Dual purpose security architecture with protected internal operating system
JP3580333B2 (en) 1996-04-10 2004-10-20 日本電信電話株式会社 How to equip the encryption authentication function
US6052780A (en) 1996-09-12 2000-04-18 Open Security Solutions, Llc Computer system and process for accessing an encrypted and self-decrypting digital information product while restricting access to decrypted digital information
US6185678B1 (en) 1997-10-02 2001-02-06 Trustees Of The University Of Pennsylvania Secure and reliable bootstrap architecture
US6378072B1 (en) * 1998-02-03 2002-04-23 Compaq Computer Corporation Cryptographic system
US6754828B1 (en) * 1999-07-13 2004-06-22 Intel Corporation Algorithm for non-volatile memory updates
JP2001338271A (en) * 2000-03-23 2001-12-07 Matsushita Electric Ind Co Ltd Ic card and ic card utilizing system
US6938164B1 (en) 2000-11-22 2005-08-30 Microsoft Corporation Method and system for allowing code to be securely initialized in a computer
JP2002169787A (en) 2000-11-30 2002-06-14 Matsushita Electric Ind Co Ltd Semiconductor device including plural processor parts
US6526491B2 (en) 2001-03-22 2003-02-25 Sony Corporation Entertainment Inc. Memory protection system and method for computer architecture for broadband networks
US7093104B2 (en) * 2001-03-22 2006-08-15 Sony Computer Entertainment Inc. Processing modules for computer architecture for broadband networks
DE10131575A1 (en) * 2001-07-02 2003-01-16 Bosch Gmbh Robert Method for protecting a microcomputer system against manipulation of data stored in a memory arrangement of the microcomputer system
JP2003202929A (en) 2002-01-08 2003-07-18 Ntt Docomo Inc Distribution method and distribution system
US7631196B2 (en) * 2002-02-25 2009-12-08 Intel Corporation Method and apparatus for loading a trustable operating system
JP2003256061A (en) * 2002-03-04 2003-09-10 Matsushita Electric Ind Co Ltd Built-in equipment
JP3866597B2 (en) 2002-03-20 2007-01-10 株式会社東芝 Internal memory tamper resistant processor and secret protection method
US7069442B2 (en) 2002-03-29 2006-06-27 Intel Corporation System and method for execution of a secured environment initialization instruction
US6715085B2 (en) * 2002-04-18 2004-03-30 International Business Machines Corporation Initializing, maintaining, updating and recovering secure operation within an integrated system employing a data access control function
US20040003321A1 (en) * 2002-06-27 2004-01-01 Glew Andrew F. Initialization of protected system
JP4115759B2 (en) * 2002-07-01 2008-07-09 株式会社東芝 Method and program for using shared library in tamper resistant processor
JP4234380B2 (en) 2002-09-10 2009-03-04 日鉱金属株式会社 Metal powder for powder metallurgy and iron-based sintered body
US7322042B2 (en) 2003-02-07 2008-01-22 Broadon Communications Corp. Secure and backward-compatible processor and secure software execution thereon
JP4501349B2 (en) * 2003-03-13 2010-07-14 ソニー株式会社 System module execution device
US7093147B2 (en) 2003-04-25 2006-08-15 Hewlett-Packard Development Company, L.P. Dynamically selecting processor cores for overall power efficiency
WO2004099981A1 (en) 2003-05-09 2004-11-18 Fujitsu Limited Program load method, load program, and multi-processor
JP2004334789A (en) 2003-05-12 2004-11-25 Canon Inc Information processor and information processing method
FR2862397A1 (en) * 2003-11-13 2005-05-20 St Microelectronics Sa Electronic apparatus booting method, involves extending secure domain to application processor, when application and boot-strap processors are authenticated, and booting operating system of processors to store data in protected part of RAM
JP4447977B2 (en) * 2004-06-30 2010-04-07 富士通マイクロエレクトロニクス株式会社 Secure processor and program for secure processor.

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0606771A2 (en) * 1993-01-07 1994-07-20 International Business Machines Corporation Method and apparatus for providing enhanced data verification in a computer system
US5937063A (en) * 1996-09-30 1999-08-10 Intel Corporation Secure boot
US20030014653A1 (en) * 2001-07-10 2003-01-16 Peter Moller Memory device with data security in a processor
US20040064457A1 (en) * 2002-09-27 2004-04-01 Zimmer Vincent J. Mechanism for providing both a secure and attested boot

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
BENNET YEE: "Using Secure Coprocessors", THESIS SUBMITTED TO THE SCHOOL OF COMPUTER SCIENCE FOR THE DEGREE OF DOCTOR OF PHILOSOPHY, May 1994 (1994-05-01), pages COMPLETE, XP002387974 *

Also Published As

Publication number Publication date
US20060179302A1 (en) 2006-08-10
US7831839B2 (en) 2010-11-09
JP2006221632A (en) 2006-08-24
JP4489030B2 (en) 2010-06-23
WO2006082985A2 (en) 2006-08-10

Similar Documents

Publication Publication Date Title
WO2006082985A3 (en) Methods and apparatus for providing a secure booting sequence in a processor
WO2006083015A3 (en) Methods and apparatus for resource management in a processor
EP1944712A3 (en) Methods and apparatus for protecting data
WO2009158086A3 (en) Techniques for ensuring authentication and integrity of communications
US8429389B2 (en) ROM BIOS based trusted encrypted operating system
AU2008200225B8 (en) ROM bios based trusted encrypted operating system
TW200731146A (en) Access
WO2007062941A3 (en) Secure and replay protected memory storage
TW200509636A (en) System and method for authenticating software using hidden intermediate keys
WO2004013744A3 (en) Apparatuses and methods for decrypting encrypted blocks of data and locating the decrypted blocks of data in memory space used for execution
WO2012092423A3 (en) Extending data confidentiality into a player application
TW200745905A (en) Random password automatically generated by bios for securing a data storage device
WO2008110791A3 (en) Verification of movement of items
WO2009044461A1 (en) Device access control program, device access control method, and information processor
WO2008085449A3 (en) Secure booting a computing device
WO2007096871A3 (en) Device, system and method of accessing a security token
EP2728509A3 (en) Semiconductor Device and Encryption Key Writing Method
BRPI0711042A8 (en) SYSTEM, METHOD FOR ENABLING A RIGHT ISSUER TO CREATE AUTHENTICATION DATA RELATED TO AN OBJECT AND/OR ENCRYPTION THE OBJECT USING A DIVERSIFIED KEY AND DEVICE
KR20130142135A (en) Method and apparatus including architecture for protecting sensitive code and data
FR2980285A1 (en) SYSTEMS AND METHODS FOR MANAGING CRYPTOGRAPHIC KEYS IN A SECURE MICROCONTROLLER
EP1463322A3 (en) Renewable conditional access system
US20090220090A1 (en) Tamper resistant method, apparatus and system for secure portability of digital rights management-protected content
WO2008090374A3 (en) Trusted computing entities
WO2012122117A3 (en) Content playback apis using encrypted streams
BRPI0505518A (en) method for authenticating memory device and device to same

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 06713238

Country of ref document: EP

Kind code of ref document: A2

122 Ep: pct application non-entry in european phase

Ref document number: 06713238

Country of ref document: EP

Kind code of ref document: A2

WWW Wipo information: withdrawn in national office

Ref document number: 6713238

Country of ref document: EP