WO2005098621A1 - Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment - Google Patents

Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment Download PDF

Info

Publication number
WO2005098621A1
WO2005098621A1 PCT/US2005/010420 US2005010420W WO2005098621A1 WO 2005098621 A1 WO2005098621 A1 WO 2005098621A1 US 2005010420 W US2005010420 W US 2005010420W WO 2005098621 A1 WO2005098621 A1 WO 2005098621A1
Authority
WO
WIPO (PCT)
Prior art keywords
event
open
control
window
vmm
Prior art date
Application number
PCT/US2005/010420
Other languages
French (fr)
Inventor
Steven M. Bennett
Andrew V. Anderson
Erik C. Cota-Robles
Stalinselvaraj Jeyasingh
Alain KÄGI
Gilbert Neiger
Richard A. Uhlig
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Priority to EP05731536A priority Critical patent/EP1730633A1/en
Priority to JP2007503121A priority patent/JP4579972B2/en
Publication of WO2005098621A1 publication Critical patent/WO2005098621A1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533Hypervisors; Virtual machine monitors
    • G06F9/45558Hypervisor-specific management and integration aspects
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533Hypervisors; Virtual machine monitors
    • G06F9/45558Hypervisor-specific management and integration aspects
    • G06F2009/45591Monitoring or debugging support

Definitions

  • Embodiments of the invention relate generally to virtual
  • a closed interrupt window is a time interval during
  • an open interrupt window is a time interval during
  • opening and closing of the interrupt window may occur through a
  • the interrupt window may be closed because the software
  • an instruction set does not want to be interrupted. For example, an instruction set
  • ISA architecture
  • the IF bit may be set or cleared by instructions that load the EFLAGS register
  • the interrupt window may be closed because the software is
  • the CPU may automatically block interrupt vectoring while the
  • IA-32 ISA dictates that the execution of an
  • NMIs system management interrupts
  • SMIs system management interrupts
  • a closed event window is a time interval
  • an open event window is a time interval during software execution when the associated event can be
  • Figure 1 illustrates one embodiment of a virtual-machine
  • Figure 2 is a flow diagram of one embodiment of a process
  • Figure 3 illustrates simplified operation of reorder buffer
  • Figure 4 is a flow diagram of one embodiment of a process
  • Figure 5 is a flow diagram of one embodiment of a process
  • determining may refer to the action and processes of a
  • the present invention may be provided as a computer
  • program product or software which may include a machine or computer-
  • a machine-readable medium may include any
  • CD-ROMs Compact Disc, Read-Only Memory
  • RAM Erasable Programmable Read-Only Memory
  • EPROM Erasable Programmable Read-Only Memory
  • EEPROM Electrically Erasable Programmable Read-Only Memory
  • carrier waves infrared signals, digital signals, etc.
  • Data representing a design may
  • the hardware may be represented using a hardware
  • circuit level model with logic and/ or transistor gates may be used.
  • representing a hardware model may be the data specifying the presence
  • data may be stored in any form of a machine-readable medium.
  • a memory such information, a memory, or a magnetic or optical storage such as a
  • disc may be the machine readable medium. Any of these mediums may
  • Figure 1 illustrates one embodiment of a virtual-machine
  • bare platform hardware 116 comprises a computing
  • OS operating system
  • VMM virtual-machine monitor
  • VMM 112. though typically implemented in software,
  • Such higher level software may comprise a standard or real-time OS, may
  • system functionality may not include traditional OS facilities, etc.
  • VMM 112 may be run within, or on top of,
  • VMMs may be implemented, for example, in hardware,
  • the platform hardware 116 can be of a personal computer
  • PC mainframe
  • handheld device portable computer
  • set-top box or any combination
  • the platform hardware 116 includes a processor
  • Processor 118 can be any type of processor capable of
  • executing software such as a microprocessor, digital signal processor,
  • the processor 118 may include microcode,
  • processor 118 there may be one or more processors in the
  • Memory 120 can be a hard disk, a floppy disk, random
  • RAM random access memory
  • ROM read only memory
  • flash memory any combination of the above devices, or any other type of machine medium
  • Memory 120 may store instructions and/ or
  • VMM 112 presents to other software (i.e., "guest"
  • VMs virtual machines
  • Figure 1 shows two VMs, 102 and 114.
  • each VM may include a guest OS such as a guest OS 104 or 106 and
  • 104 and 106 expect to access physical resources (e.g., processor registers,
  • OS 104 or 106 is running and to perform other functions.
  • OS 104 or 106 is running and to perform other functions.
  • the OS 104 or 106 is running and to perform other functions.
  • accessed by the guest software may either be classified as "privileged" or
  • non-privileged For privileged resources, the VMM 112 facilitates
  • Non-privileged resources do not need to
  • VMM 112 can be controlled by the VMM 112 and can be accessed by guest software.
  • guest software can be controlled by the VMM 112 and can be accessed by guest software.
  • exceptions e.g., page faults, general protection faults, etc.
  • interrupts e.g., hardware interrupts, software interrupts
  • platform interrupts e.g., hardware interrupts, software interrupts
  • control may be transferred to the VMM
  • VM exit After facilitating the resource access or
  • the VMM 112 may return control to
  • VM entry software is referred to as a VM entry.
  • the processor 118 controls the operation
  • the VMCS 124 is a structure that
  • execution unit may contain state of guest software, state of the VMM 112, execution
  • control information indicating how the VMM 112 wishes to control operation of guest software, information controlling transitions between
  • the processor 118 reads information from
  • the VMCS 124 to determine the execution environment of the VM and to
  • the VMCS is stored in
  • VMCS structures are used
  • an interrupt e.g., an interrupt occurred during the
  • the VMM 112 may handle the event itself or
  • the VM is ready to receive the event (e.g., if the event is an interrupt, the VM has
  • the VMM 112 includes a
  • pending event module 130 that is responsible for determining whether the
  • VM's relevant event window is open and, if the relevant event window is
  • the pending event module 130 the pending event module 130
  • the pending event module 130 uses the indication of the event window status to decide
  • the pending event module
  • the pending event module 130 may utilize
  • scheduling decisions e.g., the VMM may choose not to switch to another
  • the pending event module 130 may utilize the pending
  • the VM has an open event window, at which time the VMM 112 may
  • the processor 118 includes event
  • window monitoring logic 122 that provides such an indication to the
  • the pending event indicator is stored in the
  • VMCS 124 There may be one or more such pending event indicators
  • the VMCS 124 may include a pending interrupt indicator and a pending SMI indicator,
  • the pending event indicator(s) may reside in the processor 118, a
  • monitoring logic 122 transitions control to the VM and starts monitoring
  • window monitoring logic 122 notifies the VMM 112 (e.g., using a
  • entry request is associated with a request to be informed of an open event
  • the event monitoring logic 122 determines
  • window is open for interrupts is based on a current value of an interrupt
  • the EFL AGS register contains the IF interrupt flag bit, which, in part,
  • the VMM 112 in an embodiment, requests the
  • processor 118 to deliver the pending event to the VM.
  • the VMM 112 may deliver the event to the VM by emulating
  • the VMM 112 makes a scheduling decision based on the
  • Figure 2 is a flow diagram of one embodiment of a process
  • the process may be performed by processing logic that
  • circuitry e.g., circuitry, dedicated logic, programmable
  • process 200 is performed by event window monitoring
  • process 200 begins with processing
  • processing block 202 logic receiving a VM entry request from a VMM (processing block 202).
  • the VM entry request is received via a VM entry
  • processing block 204 determines whether the VM entry request is
  • processing logic determines whether the VM entry request is associated with a VMM request to be
  • event indicator is set to a delivery value.
  • processing logic allows
  • the VM to execute normally (i.e., to execute until a privileged event causes
  • processing logic performs an
  • processing logic performs the
  • processing logic performs the event window check after the
  • VM executes its first instruction.
  • processing logic generates a VM exit (processing
  • processing logic allows the VM to execute an
  • processing logic determines that the VM's event window is open, or until
  • Another VM exit occurs (e.g., due to the VM's access of privileged state).
  • a fault e.g., a page fault, a general protection fault,
  • Some faults may cause a VM exit. For example, if the VMM
  • Some of these conditions may also cause a VM exit that
  • the VMM may either check the state of the event window
  • VM's event window itself or request a VM entry and wait for the processor's indication that the event window is opened, as will be
  • pending event functionality has been
  • ROB buffer
  • ROB logic 300 operates by receiving
  • the interrupt window state signal 304 and an interrupt signal 306.
  • the interrupt signal 306 signals that a hardware interrupt is
  • this signal may be tied directly or indirectly to the
  • processor's hardware interrupt request (INTR) pin In one embodiment,
  • the interrupt signal 306 is provided by the interrupt controller coupled to
  • the VMM/ VM interrupt control signal 304 indicates
  • the VMM/ VM interrupt control signal 304 is maintained by
  • VMM/ VM control signal 304 indicates that the current
  • the ROB logic 300 asserts a signal 310 indicating that a VM exit should occur due to the interrupt. This signal may trigger microcode,
  • VMM/ VM control signal 304 indicates that the current
  • the interrupt signal 306 signals an
  • signal may trigger microcode, dedicated hardware or software to facilitate
  • the augmented ROB logic 300 receives as input
  • a pending interrupt signal 308 that indicates whether there is a pending
  • the pending interrupt signal 308 is maintained by the VMM
  • the ROB logic 300 asserts a signal
  • This signal may trigger microcode, dedicated
  • VM exits due to HW interrupts have priority over VM exits due to an open interrupt window.
  • an "X" indicates a don't-care value (it may be 1 or 0);
  • a 1 in the table indicates that the signal is asserted.
  • Figure 4 is a flow diagram of one embodiment of a process
  • processing logic may be performed by processing logic that may comprise hardware (e.g.,
  • process 400 is
  • process 400 begins with processing
  • processing logic sets a pending
  • event indicator to a delivery value to indicate an intent to receive
  • the pending event indicator is contained in the VMCS.
  • processing logic requests the
  • processor to transition control to the VM.
  • the request the request to transition control to the VM.
  • processing logic receives control at a VM exit
  • processing block 408 determines (e.g., based on a
  • processing logic resets the pending event indicator to a non-delivery
  • processing block 412 performs an operation requiring an open
  • event window e.g., delivery of a pending event to the VM
  • processing logic handles the VM exit according to its cause
  • processing block 416 returns to processing block 408 to request a
  • Figure 5 is a flow diagram of one embodiment of a process
  • the process may be
  • processing logic may comprise hardware (e.g.,
  • process 400 is
  • Process 500 begins with processing logic identifying an
  • processing block 502 determines whether the corresponding event window of this VM is open
  • processing block 504 For example, if the event that should be delivered
  • processing logic checks the state of the VM's
  • This request may be part of a VM entry request
  • the VMM may emulate the delivery of the event to the VM using software
  • processing logic sets a
  • processing block 508 For example, if there is a single bit in the VMCS
  • processing logic may set it to an asserted
  • processing logic sends a VM entry request to
  • event indicator is a bit in the VMCS.
  • the VM entry
  • processing logic receives control at a VM exit
  • processing block 512 determines (e.g., based on a
  • processing logic resets the pending event indicator to a non-delivery
  • processing block 528 requests the processor to deliver the
  • This request may be part
  • the VMM may emulate the delivery of the pending
  • processing logic handles the VM exit
  • the processor transitions control to the VM and
  • processing logic determines
  • processing block 520 returns to processing block 510 upon
  • Processing logic may
  • processing logic may examine the IF bit
  • the processor responds
  • processing logic performs an additional
  • VMM As discussed above, in an alternative embodiment, a VMM
  • such a VMM may utilize information regarding the status of
  • VM scheduling decisions e.g., the VMM
  • Such a VMM may utilize the
  • the VMM may choose to schedule another VM to execute.

Abstract

In one embodiment, a method includes transitioning control to a virtual machine (VM) upon receiving a request from a virtual machine monitor (VMM), determining that the request to transition control is associated with a request to be informed of an open event window, performing an event window check to determine whether an even window of the VM is open, and transitioning control to the VMM if the event window check indicates that the event window of the VM is open.

Description

METHOD AND APPARATUS FOR FACILITATING RECOGNITION OF AN OPEN EVENT WINDOW DURING OPERATION OF GUEST SOFTWARE IN A VIRTUAL MACHINE ENVIRONMENT
Field
[0001] Embodiments of the invention relate generally to virtual
machines, and more specifically to facilitating recognition of an open
event window during operation of guest software in a virtual machine
environment.
Background of the Invention
[0002] A closed interrupt window is a time interval during
software execution when interrupts may not be delivered to the software.
Alternatively, an open interrupt window is a time interval during
software execution when interrupts can be delivered to the software. The
opening and closing of the interrupt window may occur through a
number of mechanisms.
[0003] The interrupt window may be closed because the software
does not want to be interrupted. For example, an instruction set
architecture (ISA) may allow software to block external interrupts
through a masking bit or some other mechanism. In particular, in the ISA
of the Intel® Pentium® 4 (referred to herein as the I A-32 ISA), hardware
interrupts are blocked if the IF bit in the EFLAGS register is cleared. The IF bit may be set or cleared by instructions that load the EFLAGS register
(e.g., POPF) or by instructions that explicitly set or clear the IF bit (e.g.,
STI, CLI). Additionally, certain machine transitions may make
modifications to the IF bit (e.g., interrupt and exception vectoring may
cause the IF bit to be cleared).
[0004] The interrupt window may be closed because the software is
in the midst of a transition in machine state that precludes delivering the
interrupt. In the IA-32 ISA, for example, because the proper vectoring of
an interrupt requires the stack segment and stack pointer to remain
consistent, the CPU may automatically block interrupt vectoring while the
software update of the stack segment and stack pointer (MOVSS/POPSS)
takes place. Additionally, the IA-32 ISA dictates that the execution of an
STI instruction that sets the IF bit does not take effect until the instruction
following the STI completes. Hence, the interrupt window opens one
instruction after the STI.
[0005] Additional events, for example, non-maskable interrupts
(NMIs), system management interrupts (SMIs), etc. may have similar
event blocking semantics. A closed event window is a time interval
during software execution when the associated event may not be
delivered to the software. Alternatively, an open event window is a time interval during software execution when the associated event can be
delivered to the software.
[0006] Depending on the specific ISA, the event window conditions
may be rather complex, requiring evaluation of detailed information on
the state of the processor to determine if software has an open event
window for a given event.
Brief Description of the Drawings
[0007] The present invention is illustrated by way of example, and
not by way of limitation, in the figures of the accompanying drawings
and in which like reference numerals refer to similar elements and in
which:
[0008] Figure 1 illustrates one embodiment of a virtual-machine
environment, in which the present invention may operate;
[0009] Figure 2 is a flow diagram of one embodiment of a process
for facilitating recognition of an open event window during operation of
guest software;
[0010] Figure 3 illustrates simplified operation of reorder buffer
logic, according to one embodiment of the present invention;
[0011] Figure 4 is a flow diagram of one embodiment of a process
for determining the status of an event window of a NM; and [0012] Figure 5 is a flow diagram of one embodiment of a process
for delivering an event to guest software.
Description of Embodiments
[0013] A method and apparatus for facilitating recognition of an
open event window during operation of guest software is described. In
the following description, for purposes of explanation, numerous specific
details are set forth in order to provide a thorough understanding of the
present invention. It will be apparent, however, to one skilled in the art
that the present invention can be practiced without these specific details.
[0014] Some portions of the detailed descriptions that follow are
presented in terms of algorithms and symbolic representations of
operations on data bits within a computer system's registers or memory.
These algorithmic descriptions and representations are the means used by
those skilled in the data processing arts to most effectively convey the
substance of their work to others skilled in the art. An algorithm is here,
and generally, conceived to be a self -consistent sequence of operations
leading to a desired result. The operations are those requiring physical
manipulations of physical quantities. Usually, though not necessarily,
these quantities take the form of electrical or magnetic signals capable of
being stored, transferred, combined, compared, and otherwise
manipulated. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols,
characters, terms, numbers, or the like.
[0015] It should be borne in mind, however, that all of these and
similar terms are to be associated with the appropriate physical quantities
and are merely convenient labels applied to these quantities. Unless
specifically stated otherwise as apparent from the following discussions, it
is appreciated that throughout the present invention, discussions utilizing
terms such as "processing" or "computing" or "calculating" or
"determining" or the like, may refer to the action and processes of a
computer system, or similar electronic computing device, that
manipulates and transforms data represented as physical (electronic)
quantities within the computer system's registers and memories into other
data similarly represented as physical quantities within the computer-
system memories or registers or other such information storage,
transmission or display devices.
[0016] In the following detailed description of the embodiments,
reference is made to the accompanying drawings that show, by way of
illustration, specific embodiments in which the invention may be
practiced. In the drawings, like numerals describe substantially similar
components throughout the several views. These embodiments are
described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical,
and electrical changes may be made without departing from the scope of
the present invention. Moreover, it is to be understood that the various
embodiments of the invention, although different, are not necessarily
mutually exclusive. For example, a particular feature, structure, or
characteristic described in one embodiment may be included within other
embodiments. The following detailed description is, therefore, not to be
taken in a limiting sense, and the scope of the present invention is defined
only by the appended claims, along with the full scope of equivalents to
which such claims are entitled.
[0017] Although the below examples may describe detection of an
open event window during operation of a virtual machine in the context
of execution units and logic circuits, other embodiments of the present
invention can be accomplished by way of software. For example, in some
embodiments, the present invention may be provided as a computer
program product or software which may include a machine or computer-
readable medium having stored thereon instructions which may be used
to program a computer (or other electronic devices) to perform a process
according to the present invention. In other embodiments, steps of the
present invention might be performed by specific hardware components
that contain hardwired logic for performing the steps, or by any combination of programmed computer components and custom
hardware components.
[0018] Thus, a machine-readable medium may include any
mechanism for storing or transmitting information in a form readable by a
machine (e.g., a computer), but is not limited to, floppy diskettes, optical
disks, Compact Disc, Read-Only Memory (CD-ROMs), and magneto-
optical disks, Read-Only Memory (ROMs), Random Access Memory
(RAM), Erasable Programmable Read-Only Memory (EPROM),
Electrically Erasable Programmable Read-Only Memory (EEPROM),
magnetic or optical cards, flash memory, a transmission over the Internet,
electrical, optical, acoustical or other forms of propagated signals (e.g.,
carrier waves, infrared signals, digital signals, etc.) or the like.
[0019] Further, a design may go through various stages, from
creation to simulation to fabrication. Data representing a design may
represent the design in a number of manners. First, as is useful in
simulations, the hardware may be represented using a hardware
description language or another functional description language.
Additionally, a circuit level model with logic and/ or transistor gates may
be produced at some stages of the design process. Furthermore, most
designs, at some stage, reach a level of data representing the physical
placement of various devices in the hardware model. In the case where conventional semiconductor fabrication techniques are used, data
representing a hardware model may be the data specifying the presence
or absence of various features on different mask layers for masks used to
produce the integrated circuit. In any representation of the design, the
data may be stored in any form of a machine-readable medium. An
optical or electrical wave modulated or otherwise generated to transmit
such information, a memory, or a magnetic or optical storage such as a
disc may be the machine readable medium. Any of these mediums may
"carry" or "indicate" the design or software information. When an
electrical carrier wave indicating or carrying the code or design is
transmitted, to the extent that copying, buffering, or re-transmission of the
electrical signal is performed, a new copy is made. Thus, a
communication provider or a network provider may make copies of an
article (a carrier wave) embodying techniques of the present invention. [0020] Figure 1 illustrates one embodiment of a virtual-machine
environment 100, in which the present invention may operate. In this
embodiment, bare platform hardware 116 comprises a computing
platform, which may be capable, for example, of executing a standard
operating system (OS) or a virtual-machine monitor (VMM), such as a
VMM 112. [0021] The VMM 112, though typically implemented in software,
may emulate and export a bare machine interface to higher level software.
Such higher level software may comprise a standard or real-time OS, may
be a highly stripped down operating environment with limited operating
system functionality, may not include traditional OS facilities, etc.
Alternatively, for example, the VMM 112 may be run within, or on top of,
another VMM. VMMs may be implemented, for example, in hardware,
software, firmware or by a combination of various techniques.
[0022] The platform hardware 116 can be of a personal computer
(PC), mainframe, handheld device, portable computer, set-top box, or any
other computing system. The platform hardware 116 includes a processor
118 and memory 120.
[0023] Processor 118 can be any type of processor capable of
executing software, such as a microprocessor, digital signal processor,
microcontroller, or the like. The processor 118 may include microcode,
programmable logic or hardcoded logic for performing the execution of
method embodiments of the present invention. Although Figure 1 shows
only one such processor 118, there may be one or more processors in the
system.
[0024] Memory 120 can be a hard disk, a floppy disk, random
access memory (RAM), read only memory (ROM), flash memory, any combination of the above devices, or any other type of machine medium
readable by processor 118. Memory 120 may store instructions and/ or
data for performing the execution of method embodiments of the present
invention.
[0025] The VMM 112 presents to other software (i.e., "guest"
software) the abstraction of one or more virtual machines (VMs), which
may provide the same or different abstractions to the various guests.
Figure 1 shows two VMs, 102 and 114. The guest software running on
each VM may include a guest OS such as a guest OS 104 or 106 and
various guest software applications 108 and 110. Each of the guest OSs
104 and 106 expect to access physical resources (e.g., processor registers,
memory and I/O devices) within the VMs 102 and 114 on which the guest
OS 104 or 106 is running and to perform other functions. For example, the
guest OS expects to have access to all registers, caches, structures, I/O
devices, memory and the like, according to the architecture of the
processor and platform presented in the VM. The resources that can be
accessed by the guest software may either be classified as "privileged" or
"non-privileged." For privileged resources, the VMM 112 facilitates
functionality desired by guest software while retaining ultimate control
over these privileged resources. Non-privileged resources do not need to
be controlled by the VMM 112 and can be accessed by guest software. [0026] Further, each guest OS expects to handle various events
such as exceptions (e.g., page faults, general protection faults, etc.),
interrupts (e.g., hardware interrupts, software interrupts), and platform
events (e.g., initialization (INIT) and system management interrupts
(SMIs)). These exceptions, interrupts and platform events are referred to
collectively and individually as "events" herein. Some of these events are
"privileged" because they must be handled by the VMM 112 to ensure
proper operation of VMs 102 and 114 and for protection from and among
guest software.
[0027] When a privileged event occurs or guest software attempts
to access a privileged resource, control may be transferred to the VMM
112. The transfer of control from guest software to the VMM 112 is
referred to herein as a VM exit. After facilitating the resource access or
handling the event appropriately, the VMM 112 may return control to
guest software. The transfer of control from the VMM 112 to guest
software is referred to as a VM entry.
[0028] In one embodiment, the processor 118 controls the operation
of the VMs 102 and 114 in accordance with data stored in a virtual
machine control structure (VMCS) 124. The VMCS 124 is a structure that
may contain state of guest software, state of the VMM 112, execution
control information indicating how the VMM 112 wishes to control operation of guest software, information controlling transitions between
the VMM 112 and a VM, etc. The processor 118 reads information from
the VMCS 124 to determine the execution environment of the VM and to
constrain its behavior. In one embodiment, the VMCS is stored in
memory 120. In some embodiments, multiple VMCS structures are used
to support multiple VMs.
[0029] When the VMM 112 receives control following an event
such as, for example, an interrupt (e.g., an interrupt occurred during the
operation of the VMM 112 or an interrupt occurred during operation of a
VM, resulting in a VM exit), the VMM 112 may handle the event itself or
decide that the event should be handled by an appropriate VM. If the
event should be handled by a VM, it may only be delivered when the VM
is ready to receive the event (e.g., if the event is an interrupt, the VM has
an open interrupt window). In one embodiment, the VMM 112 includes a
pending event module 130 that is responsible for determining whether the
VM's relevant event window is open and, if the relevant event window is
not open, delaying the delivery of the event to the VM until the relevant
event window opens.
[0030] In an embodiment, the pending event module 130
determines that the event window has opened upon receiving an
indication from the processor 118. In one embodiment, the pending event module 130 uses the indication of the event window status to decide
whether to deliver a pending event which requires an open event
window, to the VM. In another embodiment, the pending event module
130 uses the indication of the event window status to facilitate
functionality other than delivery of pending events which require an open
event window. For example, the pending event module 130 may utilize
information regarding the status of a VM's event window to make VM
scheduling decisions (e.g., the VMM may choose not to switch to another
VM at a scheduling point if the current VM has a closed interrupt
window). Rather, the pending event module 130 may utilize the pending
event indicator to generate a VM entry to the VM that will execute until
the VM has an open event window, at which time the VMM 112 may
choose to schedule another VM to execute.
[0031] In one embodiment, the processor 118 includes event
window monitoring logic 122 that provides such an indication to the
pending event module 130. In particular, once the pending event module
130 determines that the event window of the VM is closed, it sets a
pending event indicator to a delivery value and requests a VM entry to
this VM. In one embodiment, the pending event indicator is stored in the
VMCS 124. There may be one or more such pending event indicators
associated with one or more events. For example, the VMCS 124 may include a pending interrupt indicator and a pending SMI indicator,
corresponding to interrupt and SMI events, respectively. Alternatively,
the pending event indicator(s) may reside in the processor 118, a
combination of the memory 120 and the processor 118, or in any other
storage location or locations.
[0032] In response to the VM entry request, the event window
monitoring logic 122 transitions control to the VM and starts monitoring
the VM's relevant event window(s). Upon detecting that the VM's
relevant event window is open, the event window monitoring logic 122
transfers control back to the VMM 112. In one embodiment, the event
window monitoring logic 122 notifies the VMM 112 (e.g., using a
designated reason code to indicate the source of the VM exit) that the VM
exit was caused by an open event window. In an embodiment, there may
be one such designated reason code for each event type.
[0033] In one embodiment, the event window monitoring logic 122
begins monitoring the state of the VM's event window upon executing a
VM entry request issued by the VMM 112 and determining that the VM
entry request is associated with a request to be informed of an open event
window. In one embodiment, the event monitoring logic 122 determines
whether the VM entry request is associated with a request to be informed
of an open event window based on a current value of the pending event indicator. There may be one or more such pending event indicators, each
corresponding to one or more events. For example, in an embodiment,
there may be a pending interrupt indicator corresponding to interrupts
and a pending SMI indicator corresponding to SMIs.
[0034] In one embodiment, the determination of whether the event
window is open for interrupts is based on a current value of an interrupt
flag that can be updated by guest software when the state of guest
software's ability to accept interrupts changes. For example, in the IA-32
ISA, the EFL AGS register contains the IF interrupt flag bit, which, in part,
controls whether an interrupt will be delivered to the software (as
discussed above, in the IA-32 ISA, other factors that may block interrupts
are considered in determining if the interrupt window is open).
Alternatively, any other mechanism known in the art can be used to
determine whether the interrupt window of the VM is open. Other events
may have similar mechanisms for determining the state of the associated
event window.
[0035] Once the VMM 112 receives an indication that the event
window of the VM is open, the VMM 112, in an embodiment, requests the
processor 118 to deliver the pending event to the VM. In another
embodiment, the VMM 112 may deliver the event to the VM by emulating
the delivery of the event in software (e.g., for interrupts, by accessing the VM's interrupt descriptor table, performing access and fault checks, etc.)
and performing a VM entry to the guest such that execution begins with
the first instruction of the VM's event handler. In yet another
embodiment, the VMM 112 makes a scheduling decision based on the
indication of an open the event window, as discussed above.
[0036] Figure 2 is a flow diagram of one embodiment of a process
200 for facilitating recognition of an open event window during operation
of guest software. The process may be performed by processing logic that
may comprise hardware (e.g., circuitry, dedicated logic, programmable
logic, microcode, etc.), software (such as that run on a general purpose
computer system or a dedicated machine), or a combination of both. In
one embodiment, process 200 is performed by event window monitoring
logic 122 of Figure 1.
[0037] Referring to Figure 2, process 200 begins with processing
logic receiving a VM entry request from a VMM (processing block 202).
In one embodiment, the VM entry request is received via a VM entry
instruction executed by the VMM.
[0038] Next, processing logic transitions control to the VM
(processing block 204) and determines whether the VM entry request is
associated with a VMM request to be informed of an open event window
(decision box 206). In one embodiment, processing logic determines whether the VM entry request is associated with a VMM request to be
informed of an open event window by determining whether a pending
event indicator is set to a delivery value.
[0039] If the VM entry request is not associated with a VMM
request to be informed of an open event window, processing logic allows
the VM to execute normally (i.e., to execute until a privileged event causes
a VM exit, not shown in Figure 2) (processing block 208).
[0040] If the VM entry request is associated with a VMM request to
be informed of an open event window, processing logic performs an
event window check to determine whether the VM's event window is
open (e.g., for a pending interrupt, whether its interrupt window is open)
(decision box 210). In one embodiment, processing logic performs the
event window check before the VM executes any instructions.
Alternatively, processing logic performs the event window check after the
VM executes its first instruction.
[0041] If the event window check indicates that the VM's relevant
event window is open, processing logic generates a VM exit (processing
block 212) and, in one embodiment, informs the VMM (e.g., by providing
a relevant reason code) that the VM exit is caused by an open event
window. [0042] If the event window check indicates that the VM's relevant
event window is closed, processing logic allows the VM to execute an
instruction (processing block 214) and returns to decision box 210 to
perform the event window check again. This loop is repeated until
processing logic determines that the VM's event window is open, or until
another VM exit occurs (e.g., due to the VM's access of privileged state).
[0043] In some embodiments, the execution of a guest instruction
may be interrupted by a fault (e.g., a page fault, a general protection fault,
etc.). Some faults may cause a VM exit. For example, if the VMM
requires VM exists on page faults to protect and virtualize the physical
memory, then a page fault occurring during the execution of an
instruction in the VM will result in a VM exit. Hence, a VM exit caused
by a fault may occur prior to performing the event window check. In
addition, certain conditions (e.g., INIT, SMI, etc.) may be evaluated after
the execution of the VM instruction but before performing the event
window check if these conditions have higher priority than the event
window check. Some of these conditions may also cause a VM exit that
will occur before the event window check is performed. When the VMM
receives control due to a VM exit caused by an event other than the
opening of the event window, the VMM may either check the state of the
VM's event window itself or request a VM entry and wait for the processor's indication that the event window is opened, as will be
discussed in more detail below.
[0044] In one embodiment, pending event functionality has been
implemented for interrupts by augmenting logic of a hardware reorder
buffer (ROB). Figure 3 illustrates simplified operation of ROB logic,
according to one embodiment of the present invention.
[0045] Referring to Figure 3, ROB logic 300 operates by receiving
an interrupt window state signal 302, a VMM/ VM interrupt control
signal 304 and an interrupt signal 306. The interrupt window state signal
302 indicates whether the interrupt window of a currently operating VM
is open. The interrupt signal 306 signals that a hardware interrupt is
pending. For example, this signal may be tied directly or indirectly to the
processor's hardware interrupt request (INTR) pin. In one embodiment,
the interrupt signal 306 is provided by the interrupt controller coupled to
the processor. The VMM/ VM interrupt control signal 304 indicates
whether interrupts are controlled by the VMM or the VM. In one
embodiment, the VMM/ VM interrupt control signal 304 is maintained by
the VMM and stored in the VMCS.
[0046] If the VMM/ VM control signal 304 indicates that the current
interrupt is controlled by the VMM and the Interrupt signal 306 signals an
interrupt, the ROB logic 300 asserts a signal 310 indicating that a VM exit should occur due to the interrupt. This signal may trigger microcode,
dedicated hardware or software to facilitate such a VM exit.
[0047] If the VMM/ VM control signal 304 indicates that the current
interrupt is controlled by the VM, the interrupt signal 306 signals an
interrupt, and the interrupt window state signal 302 indicates that the
VM's interrupt window is open, then the ROB logic 300 asserts a signal
312 indicating that an interrupt should be delivered to the VM. This
signal may trigger microcode, dedicated hardware or software to facilitate
the delivery of the interrupt to the VM.
[0048] In addition, the augmented ROB logic 300 receives as input
a pending interrupt signal 308 that indicates whether there is a pending
interrupt that should be delivered to a VM by the VMM. In one
embodiment, the pending interrupt signal 308 is maintained by the VMM
and stored in the VMCS. If the pending interrupt signal 308 indicates the
existence of a pending interrupt and the interrupt window state signal 302
indicates that the VM's window is open, the ROB logic 300 asserts a signal
314 indicating that a VM exit should be generated due to an open
interrupt window. This signal may trigger microcode, dedicated
hardware or software to facilitate such a VM exit.
[0049] Table 1 provided below summarizes the inputs and outputs
of ROB logic 300. In the embodiment shown, VM exits due to HW interrupts have priority over VM exits due to an open interrupt window.
Both VM exit sources have priority over the delivery of interrupts to the
VM. Other embodiments may have a different prioritization of these
events. In the table, an "X" indicates a don't-care value (it may be 1 or 0);
a 1 in the table indicates that the signal is asserted.
TABLE 1
Figure imgf000023_0001
[0050] Figure 4 is a flow diagram of one embodiment of a process
400 for determining the status of an event window of a VM. The process
may be performed by processing logic that may comprise hardware (e.g.,
circuitry, dedicated logic, programmable logic, microcode, etc.), software
(such as that run on a general purpose computer system or a dedicated
machine), or a combination of both. In one embodiment, process 400 is
performed by a pending event module 130 of Figure 1.
[0051] Referring to Figure 4, process 400 begins with processing
logic identifying a need to be informed of an opening of a VM event
window (processing block 402). As discussed above, such information
may be needed to determine when to deliver a pending event to a VM, to
make a scheduling decision, or for any other reason.
[0052] At processing block 404, processing logic sets a pending
event indicator to a delivery value to indicate an intent to receive
notification of an opening of a VM event window. In one embodiment,
the pending event indicator is contained in the VMCS.
[0053] At processing block 406, processing logic requests the
processor to transition control to the VM. In an embodiment, the request
to transition control is sent to the processor by execution of a VM entry
instruction. [0054] Subsequently, processing logic receives control at a VM exit
from the VM (processing block 408) and determines (e.g., based on a
reason code associated with the VM exit) whether the VM exit was due to
the opening of the VM's event window (decision box 410). If so,
processing logic resets the pending event indicator to a non-delivery
value (processing block 412) and performs an operation requiring an open
event window (e.g., delivery of a pending event to the VM) (processing
block 414).
[0055] If the VM exit was not caused by the opening of the event
window, processing logic handles the VM exit according to its cause
(processing block 416), and returns to processing block 408 to request a
VM entry to the VM.
[0056] Figure 5 is a flow diagram of one embodiment of a process
500 for delivering a pending event to a VM. The process may be
performed by processing logic that may comprise hardware (e.g.,
circuitry, dedicated logic, programmable logic, microcode, etc.), software
(such as that run on a general purpose computer system or a dedicated
machine), or a combination of both. In one embodiment, process 400 is
performed by a pending event module 130 of Figure 1.
[0057] Process 500 begins with processing logic identifying an
event that should be delivered to a VM (processing block 502) and determining whether the corresponding event window of this VM is open
(processing block 504). For example, if the event that should be delivered
to the VM is an interrupt, processing logic checks the state of the VM's
interrupt window.
[0058] If the event window is open, processing logic, in one
embodiment, requests the processor to deliver the event to the VM
(processing block 506). This request may be part of a VM entry request
initiated by execution of a VM entry instruction. In another embodiment,
the VMM may emulate the delivery of the event to the VM using software
techniques and perform a VM entry to the VM such that the first
instruction to be executed will be the first instruction of the VM's event
handler.
[0059] If the event window is not open, processing logic sets a
pending event indicator to a delivery value for the pending event
(processing block 508). For example, if there is a single bit in the VMCS
for the pending event indicator, processing logic may set it to an asserted
value (e.g., set to 1). Next, processing logic sends a VM entry request to
the processor (processing block 510). In an embodiment, the pending
event indicator is a bit in the VMCS. In an embodiment, the VM entry
request is sent to the processor by execution of a VM entry instruction. [0060] Subsequently, processing logic receives control at a VM exit
from the VM (processing block 512) and determines (e.g., based on a
reason code associated with the VM exit) whether the VM exit was due to
the opening of the VM's event window (decision box 514). If so,
processing logic resets the pending event indicator to a non-delivery
value (processing block 518) and requests the processor to deliver the
pending event to the VM (processing block 516). This request may be part
of a VM entry request initiated by execution of a VM entry instruction. In
another embodiment, the VMM may emulate the delivery of the pending
event to the VM using software techniques. If the VM exit was not caused
by the opening of the event window, processing logic handles the VM exit
according to its cause (processing block 520), and, in one embodiment,
returns to processing block 510 to request a VM entry to the VM. In
response to this request, the processor transitions control to the VM and
checks whether the VM's event window is open before the first VM
instruction executes.
[0061] In another embodiment, processing logic determines
whether the VM's event window is open after handling the VM exit at
processing block 520, and returns to processing block 510 upon
determining that the VM's event window is closed. Processing logic may
make this determination by examining relevant state of the VM. For example, for a pending interrupt, processing logic may examine the IF bit
in the EFLAGS register, as well as other state indicating the state of the
interrupt window in the VM. In this embodiment, the processor responds
to the VM entry request by transitioning control to the VM, allowing the
VM to execute its first instruction and then checking whether the VM's
event window is open.
[0062] In one embodiment, processing logic performs an additional
check to determine whether the VM's event window is open only if the
preceding VM exit was caused by an event having a higher priority than
the opening of the event window. In other words, processing logic
performs an additional event window check only if it is possible that the
opening of the event window was unnoticed by the processor due to a
higher priority event that caused a VM exit.
[0063] As discussed above, in an alternative embodiment, a VMM
may utilize the pending event indicator to facilitate functionality other
than delivery of pending events which require an open event window.
For example, such a VMM may utilize information regarding the status of
a VM's event window to make VM scheduling decisions (e.g., the VMM
may choose not to switch to another VM at a scheduling point if the
current VM has a closed interrupt window). Such a VMM may utilize the
pending event indicator to generate a VM entry to the VM that will execute until the VM has an open event window, at which time a VM exit
will be generated and control will transition to the VMM. Following this
VM exit, the VMM may choose to schedule another VM to execute.
[0064] Thus, a method and apparatus for facilitating recognition of
an open event window during operation of guest software in a virtual
machine environment have been described. It is to be understood that the
above description is intended to be illustrative, and not restrictive. Many
other embodiments will be apparent to those of skill in the art upon
reading and understanding the above description. The scope of the
invention should, therefore, be determined with reference to the
appended claims, along with the full scope of equivalents to which such
claims are entitled.

Claims

CLAIMSWhat is claimed is:
1. A method comprising: receiving a request to transition control to a virtual machine (VM)
from a virtual machine monitor (VMM); determining that the request to transition control is associated with
a request to be informed of an open event window of the VM; transitioning control to the VM; performing an event window check to determine whether the VM
has an open event window; and if the event window check indicates that the VM has an open event
window, transitioning control to the VMM.
2. The method of claim 1 wherein transitioning control to the VMM
comprises informing the VMM that control is transitioned to the VMM
due to an open event window of the VM.
3. The method of claim 1 wherein determining that the request to
transition control is associated with a request to be informed of an open
event window comprises: accessing a pending event indicator maintained by the VMM; and determining that the pending event indicator is set to a delivery
value.
4. The method of claim 1 further comprising: determining that the VM does not have an open event window;
and repeating the event window check after each instruction executed
by the VM until determining that the VM has an open event window.
5. The method of claim 4 wherein the event window check is initially
performed before the VM executes any instructions.
6. The method of claim 4 wherein the event window check is initially
performed after the VM executes a first instruction.
7. The method of claim 1 further comprising: prior to determining that the VM has an open event window, detecting a higher priority event associated with a transition of control to the VMM, transitioning control to the VMM; and informing the VMM that control is transitioned due to the higher priority event.
8. A method comprising: setting a pending event indicator to a delivery value to indicate an
intent to receive a notification of an opening of an event window of a
virtual machine (VM); and requesting a transition of control to the VM.
9. The method of claim 8 further comprising: prior to setting the pending event indicator to a delivery value,
determining whether the VM has an open event window, and if the VM has an open event window and there is a pending event to be delivered to the VM, resetting the pending event indicator to a non-delivery value, and requesting the delivery of the pending event to the VM.
10. The method of claim 8 further comprising: receiving control transitioned from the VM; determining whether a transition of control was due to the VM
having an open event window; and if the transition of control was due to the VM having an open event
window and there is a pending event to be delivered to the VM,
requesting the delivery of the pending event to the VM.
11. The method of claim 10 further comprising: determining that the transition of control was not due to the VM
having an open event window; and performing one or more operations associated with the transition
of control
12. The method of claim 10 further comprising: determining that the transition of control was not due to the VM
having an open event window; performing one or more operations associated with the transition
of control; and if a pending event is to be delivered to the VM, determining
whether the VM is ready to receive the pending event.
13. The method of claim 12 further comprising: determining that the VM is ready to receive the pending event; resetting the pending event indicator to a non-delivery value ; and requesting the delivery of the pending event to the VM.
14. The method of claim 12 further comprising: determining that the VM is not ready to receive the pending event;
and requesting a transition of control to the VM.
15. An apparatus comprising: a virtual machine monitor (VMM); a data structure controlled by the VMM, the data structure storing
a pending event indicator associated with a pending event; and open window monitoring logic to transition control to a virtual
machine (VM) upon receiving a request to transition control to the VM
from the VMM, to determine that the pending event indicator is set to a
delivery value, to determine whether an event window of the VM is open,
and to transition control to the VMM if the event window of the VM is
open.
16. The apparatus of claim 15 wherein the open window monitoring
logic is further to inform the VMM that control is transitioned to the
VMM due to an open event window of the VM.
17. The apparatus of claim 15 wherein the open window monitoring
logic is further to determine that the event window of the VM is closed,
and perform the determining whether the event window of the VM is
open after each instruction executed by the VM until determining that the
event window of the VM is open.
18. The apparatus of claim 15 wherein the determining whether the
event window of the VM is open is initially performed before the VM
executes any instructions.
19. A system comprising: a memory to store one or more indicators; and a processor, coupled to the memory, to use the one or more
indicators to determine that transition of control to a virtal machine (VM)
is associated with a request to be informed of an opening of an event
window of the VM, to perform an event window check to determine
whether the event window of the VM is open, and to transition control to a virtual machine monitor (VMM) if the event window check indicates
that the event window of the VM is open.
20. The system of claim 19 wherein the processor is further to inform
the VMM that control is transitioned to the VMM due to an open event
window of the VM.
21. The system of claim 19 wherein the processor is to determine that
the request to transition control is associated with an open event window
of the VM by accessing a pending event indicator maintained by the
VMM, and determining that the pending event indicator is set to a
delivery value.
22. A system comprising: a memory to store one or more indicators; and a processor, coupled to the memory, to set the one or more
indicators to a delivery value to indicate an intent to receive a notification
of an opening of an event window of a virtual machine (VM), to receive a
request to transition control to the VM, and to transition control to the
VM..
23. The system of claim 22 wherein the processor is to determine, prior
to setting the pending event indicator to a delivery value, whether the VM
has an open event window, and, if the VM has an open event window
and there is a pending event to be delivered to the VM, to reset the
pending event indicator to a non-delivery value, and to receive a request
to deliver the pending event to the VM.
24. The system of claim 22 wherein the processor is further to
transition control the VM, to determine whether a transition of control
was due to the VM having an open event window, and, if the transition of
control was due to the VM having an open event window and there is a
pending event to be delivered to the VM, to receive a request to deliver
the pending event to the VM.
25. A machine-readable medium containing instructions which, when
executed by a processing system, cause the processing system to perform
a method, the method comprising: transitioning control to a virtual machine (VM) upon receiving a
request to transition control to the VM from a virtual machine monitor
(VMM); determining that the request to transition control is associated with
a request to be informed of an open event window of the VM; performing an event window check to determine whether the
event window of the VM is open; and if the event window check indicates that the event window of the
VM is open, transitioning control to the VMM.
26. The machine-readable medium of claim 25 wherein transitioning
control to the VMM comprises informing the VMM that control is
transitioned to the VMM due to an open event window of the VM.
27. The machine-readable medium of claim 25 wherein determining
that the request to transition control is associated with a request to be
informed of an open event window of the VM comprises: accessing a pending event indicator maintained by the VMM; and determining that the pending event indicator is set to a delivery
value.
28. A machine-readable medium containing instructions which, when
executed by a processing system, cause the processing system to perform
a method, the method comprising: setting a pending event indicator to a delivery value to indicate an
intent to receive a notification of an opening of an event window of a
virtual machine (VM); and requesting a transition of control to the VM.
29. The machine-readable medium of claim 28 wherein the method
further comprises: prior to setting the pending event indicator to a delivery value,
determining whether the VM has an open event window, and if the VM has an open event window and there is a pending event to be delivered to the VM, resetting the pending event indicator to a non-delivery value, and requesting the delivery of the pending event to the VM.
30. The machine-readable medium of claim 28 wherein the method
further comprises: receiving control transitioned from the VM; determining whether a transition of control was due to the VM
having an open event window; and if the transition of control was due to the VM having an open event
window and there is a pending event to be delivered to the VM,
requesting the delivery of the pending event to the VM.
PCT/US2005/010420 2004-03-31 2005-03-28 Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment WO2005098621A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP05731536A EP1730633A1 (en) 2004-03-31 2005-03-28 Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment
JP2007503121A JP4579972B2 (en) 2004-03-31 2005-03-28 Method and apparatus for facilitating recognition of open event windows during execution of guest software in a virtual machine environment

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/816,233 2004-03-31
US10/816,233 US7620949B2 (en) 2004-03-31 2004-03-31 Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment

Publications (1)

Publication Number Publication Date
WO2005098621A1 true WO2005098621A1 (en) 2005-10-20

Family

ID=34968760

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/010420 WO2005098621A1 (en) 2004-03-31 2005-03-28 Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment

Country Status (4)

Country Link
US (2) US7620949B2 (en)
EP (1) EP1730633A1 (en)
JP (1) JP4579972B2 (en)
WO (1) WO2005098621A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012163221A1 (en) * 2011-05-31 2012-12-06 联想(北京)有限公司 Display processing method, apparatus and computer system

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7707341B1 (en) * 2004-05-11 2010-04-27 Advanced Micro Devices, Inc. Virtualizing an interrupt controller
US8621459B2 (en) * 2006-12-22 2013-12-31 Intel Corporation Method and apparatus for multithreaded guest operating system execution through a multithreaded host virtual machine monitor
US8819699B2 (en) * 2006-12-29 2014-08-26 Intel Corporation Controlling virtual machines based on performance counters
US8510756B1 (en) * 2007-12-06 2013-08-13 Parallels IP Holdings GmbH Guest operating system code optimization for virtual machine
US8719936B2 (en) * 2008-02-01 2014-05-06 Northeastern University VMM-based intrusion detection system
JP5585721B2 (en) * 2011-03-22 2014-09-10 富士通株式会社 Information device, screen switching method, and screen switching program
US11023088B2 (en) * 2012-06-18 2021-06-01 Hewlett-Packard Development Company, L.P. Composing the display of a virtualized web browser
US10095662B1 (en) 2012-06-18 2018-10-09 Bromium, Inc. Synchronizing resources of a virtualized browser
US9672354B2 (en) * 2014-08-18 2017-06-06 Bitdefender IPR Management Ltd. Systems and methods for exposing a result of a current processor instruction upon exiting a virtual machine
US11698806B2 (en) * 2020-05-04 2023-07-11 Red Hat, Inc. Hypercall acceleration for nested virtual machines

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002052404A2 (en) 2000-12-27 2002-07-04 Intel Corporation (A Delaware Corporation) Processor mode for limiting the operation of guest software r unning on a virtual machine supported by a monitor
US6496847B1 (en) * 1998-05-15 2002-12-17 Vmware, Inc. System and method for virtualizing computer systems

Family Cites Families (223)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3699532A (en) 1970-04-21 1972-10-17 Singer Co Multiprogramming control for a data handling system
US3996449A (en) 1975-08-25 1976-12-07 International Business Machines Corporation Operating system authenticator
US4162536A (en) 1976-01-02 1979-07-24 Gould Inc., Modicon Div. Digital input/output system and method
US4037214A (en) 1976-04-30 1977-07-19 International Business Machines Corporation Key register controlled accessing system
US4247905A (en) 1977-08-26 1981-01-27 Sharp Kabushiki Kaisha Memory clear system
US4278837A (en) 1977-10-31 1981-07-14 Best Robert M Crypto microprocessor for executing enciphered programs
US4276594A (en) * 1978-01-27 1981-06-30 Gould Inc. Modicon Division Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and method for performing the same
US4207609A (en) 1978-05-08 1980-06-10 International Business Machines Corporation Method and means for path independent device reservation and reconnection in a multi-CPU and shared device access system
JPS5823570B2 (en) 1978-11-30 1983-05-16 国産電機株式会社 Liquid level detection device
JPS5576447A (en) 1978-12-01 1980-06-09 Fujitsu Ltd Address control system for software simulation
US4307447A (en) 1979-06-19 1981-12-22 Gould Inc. Programmable controller
US4319323A (en) 1980-04-04 1982-03-09 Digital Equipment Corporation Communications device for data processing system
US4419724A (en) 1980-04-14 1983-12-06 Sperry Corporation Main bus interface package
US4366537A (en) 1980-05-23 1982-12-28 International Business Machines Corp. Authorization mechanism for transfer of program control or data between different address spaces having different storage protect keys
US4403283A (en) 1980-07-28 1983-09-06 Ncr Corporation Extended memory system and method
DE3034581A1 (en) 1980-09-13 1982-04-22 Robert Bosch Gmbh, 7000 Stuttgart READ-OUT LOCK FOR ONE-CHIP MICROPROCESSORS
JPS58140862A (en) 1982-02-16 1983-08-20 Toshiba Corp Mutual exclusion system
US4521852A (en) 1982-06-30 1985-06-04 Texas Instruments Incorporated Data processing device formed on a single semiconductor substrate having secure memory
JPS59111561A (en) 1982-12-17 1984-06-27 Hitachi Ltd Access controlling system of composite processor system
US4759064A (en) 1985-10-07 1988-07-19 Chaum David L Blind unanticipated signature systems
US4975836A (en) 1984-12-19 1990-12-04 Hitachi, Ltd. Virtual computer system
JPS61206057A (en) 1985-03-11 1986-09-12 Hitachi Ltd Address converting device
FR2592510B1 (en) 1985-12-31 1988-02-12 Bull Cp8 METHOD AND APPARATUS FOR CERTIFYING SERVICES OBTAINED USING A PORTABLE MEDIUM SUCH AS A MEMORY CARD
FR2601525B1 (en) 1986-07-11 1988-10-21 Bull Cp8 SECURITY DEVICE PROHIBITING THE OPERATION OF AN ELECTRONIC ASSEMBLY AFTER A FIRST SHUTDOWN OF ITS POWER SUPPLY
FR2601535B1 (en) 1986-07-11 1988-10-21 Bull Cp8 METHOD FOR CERTIFYING THE AUTHENTICITY OF DATA EXCHANGED BETWEEN TWO DEVICES CONNECTED LOCALLY OR REMOTELY THROUGH A TRANSMISSION LINE
FR2601476B1 (en) 1986-07-11 1988-10-21 Bull Cp8 METHOD FOR AUTHENTICATING EXTERNAL AUTHORIZATION DATA BY A PORTABLE OBJECT SUCH AS A MEMORY CARD
FR2618002B1 (en) 1987-07-10 1991-07-05 Schlumberger Ind Sa METHOD AND SYSTEM FOR AUTHENTICATING ELECTRONIC MEMORY CARDS
US5007082A (en) 1988-08-03 1991-04-09 Kelly Services, Inc. Computer software encryption apparatus
US5079737A (en) 1988-10-25 1992-01-07 United Technologies Corporation Memory management unit for the MIL-STD 1750 bus
US5434999A (en) 1988-11-09 1995-07-18 Bull Cp8 Safeguarded remote loading of service programs by authorizing loading in protected memory zones in a terminal
FR2640798B1 (en) 1988-12-20 1993-01-08 Bull Cp8 DATA PROCESSING DEVICE COMPRISING AN ELECTRICALLY ERASABLE AND REPROGRAMMABLE NON-VOLATILE MEMORY
JPH02171934A (en) * 1988-12-26 1990-07-03 Hitachi Ltd Virtual machine system
JPH02208740A (en) 1989-02-09 1990-08-20 Fujitsu Ltd Virtual computer control system
US5781753A (en) 1989-02-24 1998-07-14 Advanced Micro Devices, Inc. Semi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructions
US5442645A (en) 1989-06-06 1995-08-15 Bull Cp8 Method for checking the integrity of a program or data, and apparatus for implementing this method
JP2590267B2 (en) 1989-06-30 1997-03-12 株式会社日立製作所 Display control method in virtual machine
US5022077A (en) 1989-08-25 1991-06-04 International Business Machines Corp. Apparatus and method for preventing unauthorized access to BIOS in a personal computer system
JP2825550B2 (en) 1989-09-21 1998-11-18 株式会社日立製作所 Multiple virtual space address control method and computer system
CA2010591C (en) 1989-10-20 1999-01-26 Phillip M. Adams Kernels, description tables and device drivers
CA2027799A1 (en) 1989-11-03 1991-05-04 David A. Miller Method and apparatus for independently resetting processors and cache controllers in multiple processor systems
US5075842A (en) 1989-12-22 1991-12-24 Intel Corporation Disabling tag bit recognition and allowing privileged operations to occur in an object-oriented memory protection mechanism
EP0473913A3 (en) 1990-09-04 1992-12-16 International Business Machines Corporation Method and apparatus for providing a service pool of virtual machines for a plurality of vm users
US5108590A (en) 1990-09-12 1992-04-28 Disanto Dennis Water dispenser
US5230069A (en) 1990-10-02 1993-07-20 International Business Machines Corporation Apparatus and method for providing private and shared access to host address and data spaces by guest programs in a virtual machine computer system
US5317705A (en) 1990-10-24 1994-05-31 International Business Machines Corporation Apparatus and method for TLB purge reduction in a multi-level machine system
US5287363A (en) 1991-07-01 1994-02-15 Disk Technician Corporation System for locating and anticipating data storage media failures
US5437033A (en) 1990-11-16 1995-07-25 Hitachi, Ltd. System for recovery from a virtual machine monitor failure with a continuous guest dispatched to a nonguest mode
US5255379A (en) 1990-12-28 1993-10-19 Sun Microsystems, Inc. Method for automatically transitioning from V86 mode to protected mode in a computer system using an Intel 80386 or 80486 processor
US5453003A (en) 1991-01-09 1995-09-26 Pfefferle; William C. Catalytic method
US5551033A (en) * 1991-05-17 1996-08-27 Zenith Data Systems Corporation Apparatus for maintaining one interrupt mask register in conformity with another in a manner invisible to an executing program
JPH04348434A (en) 1991-05-27 1992-12-03 Hitachi Ltd Virtual computer system
US5522075A (en) 1991-06-28 1996-05-28 Digital Equipment Corporation Protection ring extension for computers having distinct virtual machine monitor and virtual machine address spaces
US5319760A (en) 1991-06-28 1994-06-07 Digital Equipment Corporation Translation buffer for virtual machines with address space match
US5455909A (en) 1991-07-05 1995-10-03 Chips And Technologies Inc. Microprocessor with operation capture facility
JPH06236284A (en) 1991-10-21 1994-08-23 Intel Corp Method for preservation and restoration of computer-system processing state and computer system
US5627987A (en) 1991-11-29 1997-05-06 Kabushiki Kaisha Toshiba Memory management and protection system for virtual memory in computer system
US5574936A (en) 1992-01-02 1996-11-12 Amdahl Corporation Access control mechanism controlling access to and logical purging of access register translation lookaside buffer (ALB) in a computer system
US5486529A (en) 1992-04-16 1996-01-23 Zeneca Limited Certain pyridyl ketones for treating diseases involving leukocyte elastase
US5421006A (en) 1992-05-07 1995-05-30 Compaq Computer Corp. Method and apparatus for assessing integrity of computer system software
US5237616A (en) 1992-09-21 1993-08-17 International Business Machines Corporation Secure computer system having privileged and unprivileged memories
US5293424A (en) 1992-10-14 1994-03-08 Bull Hn Information Systems Inc. Secure memory card
US5796835A (en) 1992-10-27 1998-08-18 Bull Cp8 Method and system for writing information in a data carrier making it possible to later certify the originality of this information
JP2765411B2 (en) 1992-11-30 1998-06-18 株式会社日立製作所 Virtual computer system
EP0600112A1 (en) 1992-11-30 1994-06-08 Siemens Nixdorf Informationssysteme Aktiengesellschaft Data processing system with virtual memory addressing and memory access controlled by keys
US5668971A (en) 1992-12-01 1997-09-16 Compaq Computer Corporation Posted disk read operations performed by signalling a disk read complete to the system prior to completion of data transfer
EP0602867A1 (en) 1992-12-17 1994-06-22 NCR International, Inc. An apparatus for securing a system platform
JPH06187178A (en) 1992-12-18 1994-07-08 Hitachi Ltd Input and output interruption control method for virtual computer system
US5483656A (en) 1993-01-14 1996-01-09 Apple Computer, Inc. System for managing power consumption of devices coupled to a common bus
US5469557A (en) 1993-03-05 1995-11-21 Microchip Technology Incorporated Code protection in microcontroller with EEPROM fuses
FR2703800B1 (en) 1993-04-06 1995-05-24 Bull Cp8 Method for signing a computer file, and device for implementing it.
FR2704341B1 (en) 1993-04-22 1995-06-02 Bull Cp8 Device for protecting the keys of a smart card.
JPH06348867A (en) 1993-06-04 1994-12-22 Hitachi Ltd Microcomputer
FR2706210B1 (en) 1993-06-08 1995-07-21 Bull Cp8 Method for authenticating a portable object by an offline terminal, portable object and corresponding terminal.
US5555385A (en) 1993-10-27 1996-09-10 International Business Machines Corporation Allocation of address spaces within virtual machine compute system
US5825880A (en) 1994-01-13 1998-10-20 Sudia; Frank W. Multi-step digital signature method and system
US5459869A (en) 1994-02-17 1995-10-17 Spilo; Michael L. Method for providing protected mode services for device drivers and other resident software
US5604805A (en) 1994-02-28 1997-02-18 Brands; Stefanus A. Privacy-protected transfer of electronic information
FR2717286B1 (en) 1994-03-09 1996-04-05 Bull Cp8 Method and device for authenticating a data medium intended to allow a transaction or access to a service or a place, and corresponding medium.
US5684881A (en) 1994-05-23 1997-11-04 Matsushita Electric Industrial Co., Ltd. Sound field and sound image control apparatus and method
US5473692A (en) 1994-09-07 1995-12-05 Intel Corporation Roving software license for a hardware agent
US5539828A (en) 1994-05-31 1996-07-23 Intel Corporation Apparatus and method for providing secured communications
US5533123A (en) 1994-06-28 1996-07-02 National Semiconductor Corporation Programmable distributed personal security
US5978481A (en) 1994-08-16 1999-11-02 Intel Corporation Modem compatible method and apparatus for encrypting data that is transparent to software applications
JPH0883211A (en) 1994-09-12 1996-03-26 Mitsubishi Electric Corp Data processor
DE69534757T2 (en) 1994-09-15 2006-08-31 International Business Machines Corp. System and method for secure storage and distribution of data using digital signatures
US6058478A (en) * 1994-09-30 2000-05-02 Intel Corporation Apparatus and method for a vetted field upgrade
FR2725537B1 (en) 1994-10-11 1996-11-22 Bull Cp8 METHOD FOR LOADING A PROTECTED MEMORY AREA OF AN INFORMATION PROCESSING DEVICE AND ASSOCIATED DEVICE
US5903752A (en) 1994-10-13 1999-05-11 Intel Corporation Method and apparatus for embedding a real-time multi-tasking kernel in a non-real-time operating system
US5606617A (en) 1994-10-14 1997-02-25 Brands; Stefanus A. Secret-key certificates
US5564040A (en) 1994-11-08 1996-10-08 International Business Machines Corporation Method and apparatus for providing a server function in a logically partitioned hardware machine
US6269392B1 (en) 1994-11-15 2001-07-31 Christian Cotichini Method and apparatus to monitor and locate an electronic device using a secured intelligent agent
US5560013A (en) 1994-12-06 1996-09-24 International Business Machines Corporation Method of using a target processor to execute programs of a source architecture that uses multiple address spaces
US5555414A (en) 1994-12-14 1996-09-10 International Business Machines Corporation Multiprocessing system including gating of host I/O and external enablement to guest enablement at polling intervals
US5615263A (en) 1995-01-06 1997-03-25 Vlsi Technology, Inc. Dual purpose security architecture with protected internal operating system
US5764969A (en) 1995-02-10 1998-06-09 International Business Machines Corporation Method and system for enhanced management operation utilizing intermixed user level and supervisory level instructions with partial concept synchronization
FR2731536B1 (en) 1995-03-10 1997-04-18 Schlumberger Ind Sa METHOD FOR SECURE INFORMATION RECORDING ON A PORTABLE MEDIUM
US5717903A (en) 1995-05-15 1998-02-10 Compaq Computer Corporation Method and appartus for emulating a peripheral device to allow device driver development before availability of the peripheral device
JP3451595B2 (en) 1995-06-07 2003-09-29 インターナショナル・ビジネス・マシーンズ・コーポレーション Microprocessor with architectural mode control capable of supporting extension to two distinct instruction set architectures
US5684948A (en) 1995-09-01 1997-11-04 National Semiconductor Corporation Memory management circuit which provides simulated privilege levels
US5633929A (en) 1995-09-15 1997-05-27 Rsa Data Security, Inc Cryptographic key escrow system having reduced vulnerability to harvesting attacks
US6093213A (en) 1995-10-06 2000-07-25 Advanced Micro Devices, Inc. Flexible implementation of a system management mode (SMM) in a processor
US5737760A (en) 1995-10-06 1998-04-07 Motorola Inc. Microcontroller with security logic circuit which prevents reading of internal memory by external program
JP3693721B2 (en) 1995-11-10 2005-09-07 Necエレクトロニクス株式会社 Microcomputer with built-in flash memory and test method thereof
IL116708A (en) 1996-01-08 2000-12-06 Smart Link Ltd Real-time task manager for a personal computer
JP2000503154A (en) 1996-01-11 2000-03-14 エムアールジェイ インコーポレイテッド System for controlling access and distribution of digital ownership
US5657445A (en) 1996-01-26 1997-08-12 Dell Usa, L.P. Apparatus and method for limiting access to mass storage devices in a computer system
US5835594A (en) 1996-02-09 1998-11-10 Intel Corporation Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage
US5978892A (en) 1996-05-03 1999-11-02 Digital Equipment Corporation Virtual memory allocation in a virtual address space having an inaccessible gap
US5809546A (en) 1996-05-23 1998-09-15 International Business Machines Corporation Method for managing I/O buffers in shared storage by structuring buffer table having entries including storage keys for controlling accesses to the buffers
US6175925B1 (en) * 1996-06-13 2001-01-16 Intel Corporation Tamper resistant player for scrambled contents
US6178509B1 (en) * 1996-06-13 2001-01-23 Intel Corporation Tamper resistant methods and apparatus
US6205550B1 (en) * 1996-06-13 2001-03-20 Intel Corporation Tamper resistant methods and apparatus
US5729760A (en) 1996-06-21 1998-03-17 Intel Corporation System for providing first type access to register if processor in first mode and second type access to register if processor not in first mode
US5944821A (en) 1996-07-11 1999-08-31 Compaq Computer Corporation Secure software registration and integrity assessment in a computer system
US6199152B1 (en) * 1996-08-22 2001-03-06 Transmeta Corporation Translated memory protection apparatus for an advanced microprocessor
US5740178A (en) 1996-08-29 1998-04-14 Lucent Technologies Inc. Software for controlling a reliable backup memory
US6055637A (en) * 1996-09-27 2000-04-25 Electronic Data Systems Corporation System and method for accessing enterprise-wide resources by presenting to the resource a temporary credential
US5937063A (en) 1996-09-30 1999-08-10 Intel Corporation Secure boot
US5844986A (en) 1996-09-30 1998-12-01 Intel Corporation Secure BIOS
US5935242A (en) 1996-10-28 1999-08-10 Sun Microsystems, Inc. Method and apparatus for initializing a device
JPH10134008A (en) 1996-11-05 1998-05-22 Mitsubishi Electric Corp Semiconductor device and computer system
US5852717A (en) 1996-11-20 1998-12-22 Shiva Corporation Performance optimizations for computer networks utilizing HTTP
DE19649292A1 (en) * 1996-11-28 1998-06-04 Deutsche Telekom Ag Access protection method for pay television
US5901225A (en) 1996-12-05 1999-05-04 Advanced Micro Devices, Inc. System and method for performing software patches in embedded systems
US5757919A (en) 1996-12-12 1998-05-26 Intel Corporation Cryptographically protected paging subsystem
US5818939A (en) 1996-12-18 1998-10-06 Intel Corporation Optimized security functionality in an electronic system
US6412035B1 (en) * 1997-02-03 2002-06-25 Real Time, Inc. Apparatus and method for decreasing the response times of interrupt service routines
US5953502A (en) 1997-02-13 1999-09-14 Helbig, Sr.; Walter A Method and apparatus for enhancing computer system security
JP4000654B2 (en) 1997-02-27 2007-10-31 セイコーエプソン株式会社 Semiconductor device and electronic equipment
US6272637B1 (en) 1997-04-14 2001-08-07 Dallas Semiconductor Corporation Systems and methods for protecting access to encrypted information
US6557104B2 (en) * 1997-05-02 2003-04-29 Phoenix Technologies Ltd. Method and apparatus for secure processing of cryptographic keys
US6044478A (en) * 1997-05-30 2000-03-28 National Semiconductor Corporation Cache with finely granular locked-down regions
US6075938A (en) * 1997-06-10 2000-06-13 The Board Of Trustees Of The Leland Stanford Junior University Virtual machine monitors for scalable multiprocessors
US5987557A (en) 1997-06-19 1999-11-16 Sun Microsystems, Inc. Method and apparatus for implementing hardware protection domains in a system with no memory management unit (MMU)
US6175924B1 (en) * 1997-06-20 2001-01-16 International Business Machines Corp. Method and apparatus for protecting application data in secure storage areas
US6035374A (en) * 1997-06-25 2000-03-07 Sun Microsystems, Inc. Method of executing coded instructions in a multiprocessor having shared execution resources including active, nap, and sleep states in accordance with cache miss latency
US6584565B1 (en) 1997-07-15 2003-06-24 Hewlett-Packard Development Company, L.P. Method and apparatus for long term verification of digital signatures
US6014745A (en) * 1997-07-17 2000-01-11 Silicon Systems Design Ltd. Protection for customer programs (EPROM)
US6212635B1 (en) * 1997-07-18 2001-04-03 David C. Reardon Network security system allowing access and modification to a security subsystem after initial installation when a master token is in place
US5978475A (en) 1997-07-18 1999-11-02 Counterpane Internet Security, Inc. Event auditing system
US5919257A (en) 1997-08-08 1999-07-06 Novell, Inc. Networked workstation intrusion detection system
DE19735948C1 (en) * 1997-08-19 1998-10-01 Siemens Nixdorf Inf Syst Method for improving controllability in data processing equipment with translation-look-aside-buffer (TLB)
US6282657B1 (en) 1997-09-16 2001-08-28 Safenet, Inc. Kernel mode protection
US5935247A (en) 1997-09-18 1999-08-10 Geneticware Co., Ltd. Computer system having a genetic code that cannot be directly accessed and a method of maintaining the same
US6148379A (en) 1997-09-19 2000-11-14 Silicon Graphics, Inc. System, method and computer program product for page sharing between fault-isolated cells in a distributed shared memory system
US6182089B1 (en) * 1997-09-23 2001-01-30 Silicon Graphics, Inc. Method, system and computer program product for dynamically allocating large memory pages of different sizes
US6061794A (en) * 1997-09-30 2000-05-09 Compaq Computer Corp. System and method for performing secure device communications in a peer-to-peer bus architecture
US6357004B1 (en) * 1997-09-30 2002-03-12 Intel Corporation System and method for ensuring integrity throughout post-processing
US5970147A (en) 1997-09-30 1999-10-19 Intel Corporation System and method for configuring and registering a cryptographic device
US6085296A (en) 1997-11-12 2000-07-04 Digital Equipment Corporation Sharing memory pages and page tables among computer processes
US6219787B1 (en) 1997-12-22 2001-04-17 Texas Instruments Incorporated Method and apparatus for extending security model to native code
US6378072B1 (en) * 1998-02-03 2002-04-23 Compaq Computer Corporation Cryptographic system
US6308270B1 (en) 1998-02-13 2001-10-23 Schlumberger Technologies, Inc. Validating and certifying execution of a software program with a smart card
US6108644A (en) 1998-02-19 2000-08-22 At&T Corp. System and method for electronic transactions
US6131166A (en) 1998-03-13 2000-10-10 Sun Microsystems, Inc. System and method for cross-platform application level power management
US6192455B1 (en) * 1998-03-30 2001-02-20 Intel Corporation Apparatus and method for preventing access to SMRAM space through AGP addressing
US6374286B1 (en) * 1998-04-06 2002-04-16 Rockwell Collins, Inc. Real time processor capable of concurrently running multiple independent JAVA machines
US6173417B1 (en) * 1998-04-30 2001-01-09 Intel Corporation Initializing and restarting operating systems
US6397242B1 (en) * 1998-05-15 2002-05-28 Vmware, Inc. Virtualization system including a virtual machine monitor for a computer with a segmented architecture
FR2778998B1 (en) 1998-05-20 2000-06-30 Schlumberger Ind Sa METHOD FOR AUTHENTICATING A PERSONAL CODE OF A USER OF AN INTEGRATED CIRCUIT CARD
DE69942712D1 (en) 1998-05-29 2010-10-14 Texas Instruments Inc Secure computing device
US6421702B1 (en) 1998-06-09 2002-07-16 Advanced Micro Devices, Inc. Interrupt driven isochronous task scheduler system
US6505279B1 (en) * 1998-08-14 2003-01-07 Silicon Storage Technology, Inc. Microcontroller system having security circuitry to selectively lock portions of a program memory address space
US6339815B1 (en) * 1998-08-14 2002-01-15 Silicon Storage Technology, Inc. Microcontroller system having allocation circuitry to selectively allocate and/or hide portions of a program memory address space
JP2000076139A (en) 1998-08-28 2000-03-14 Nippon Telegr & Teleph Corp <Ntt> Portable information storage medium
US6363485B1 (en) * 1998-09-09 2002-03-26 Entrust Technologies Limited Multi-factor biometric authenticating device and method
US6463535B1 (en) 1998-10-05 2002-10-08 Intel Corporation System and method for verifying the integrity and authorization of software before execution in a local platform
US6230248B1 (en) 1998-10-12 2001-05-08 Institute For The Development Of Emerging Architectures, L.L.C. Method and apparatus for pre-validating regions in a virtual addressing scheme
US6327652B1 (en) 1998-10-26 2001-12-04 Microsoft Corporation Loading and identifying a digital rights management operating system
US6609199B1 (en) 1998-10-26 2003-08-19 Microsoft Corporation Method and apparatus for authenticating an open system application to a portable IC device
US6330670B1 (en) 1998-10-26 2001-12-11 Microsoft Corporation Digital rights management operating system
US7194092B1 (en) 1998-10-26 2007-03-20 Microsoft Corporation Key-based secure storage
US6445797B1 (en) 1998-12-16 2002-09-03 Secure Choice Llc Method and system for performing secure electronic digital streaming
US6463537B1 (en) 1999-01-04 2002-10-08 Codex Technologies, Inc. Modified computer motherboard security and identification system
US6282650B1 (en) 1999-01-25 2001-08-28 Intel Corporation Secure public digital watermark
US6560627B1 (en) * 1999-01-28 2003-05-06 Cisco Technology, Inc. Mutual exclusion at the record level with priority inheritance for embedded systems using one semaphore
US7111290B1 (en) * 1999-01-28 2006-09-19 Ati International Srl Profiling program execution to identify frequently-executed portions and to assist binary translation
US6188257B1 (en) * 1999-02-01 2001-02-13 Vlsi Technology, Inc. Power-on-reset logic with secure power down capability
EP1030237A1 (en) 1999-02-15 2000-08-23 Hewlett-Packard Company Trusted hardware device in a computer
US6272533B1 (en) 1999-02-16 2001-08-07 Hendrik A. Browne Secure computer system and method of providing secure access to a computer system including a stand alone switch operable to inhibit data corruption on a storage device
US6717589B1 (en) * 1999-03-17 2004-04-06 Palm Source, Inc. Computerized help system with modal and non-modal modes
US7225333B2 (en) * 1999-03-27 2007-05-29 Microsoft Corporation Secure processor architecture for use with a digital rights management (DRM) system on a computing device
US6615278B1 (en) 1999-03-29 2003-09-02 International Business Machines Corporation Cross-platform program, system, and method having a global registry object for mapping registry equivalent functions in an OS/2 operating system environment
US6684326B1 (en) * 1999-03-31 2004-01-27 International Business Machines Corporation Method and system for authenticated boot operations in a computer system of a networked computing environment
US6651171B1 (en) 1999-04-06 2003-11-18 Microsoft Corporation Secure execution of program code
US6389537B1 (en) * 1999-04-23 2002-05-14 Intel Corporation Platform and method for assuring integrity of trusted agent communications
US6275933B1 (en) 1999-04-30 2001-08-14 3Com Corporation Security system for a computerized apparatus
EP1055989A1 (en) 1999-05-28 2000-11-29 Hewlett-Packard Company System for digitally signing a document
EP1056014A1 (en) 1999-05-28 2000-11-29 Hewlett-Packard Company System for providing a trustworthy user interface
US6321314B1 (en) 1999-06-09 2001-11-20 Ati International S.R.L. Method and apparatus for restricting memory access
US6633981B1 (en) 1999-06-18 2003-10-14 Intel Corporation Electronic system and method for controlling access through user authentication
US6158546A (en) 1999-06-25 2000-12-12 Tenneco Automotive Inc. Straight through muffler with conically-ended output passage
US6301646B1 (en) 1999-07-30 2001-10-09 Curl Corporation Pointer verification system and method
US6529909B1 (en) * 1999-08-31 2003-03-04 Accenture Llp Method for translating an object attribute converter in an information services patterns environment
JP2001148344A (en) * 1999-09-09 2001-05-29 Nikon Corp Aligner, method for controlling output of energy source, laser using the method and method for manufacturing device
EP1085396A1 (en) 1999-09-17 2001-03-21 Hewlett-Packard Company Operation of trusted state in computing platform
US6535988B1 (en) * 1999-09-29 2003-03-18 Intel Corporation System for detecting over-clocking uses a reference signal thereafter preventing over-clocking by reducing clock rate
US6374317B1 (en) * 1999-10-07 2002-04-16 Intel Corporation Method and apparatus for initializing a computer interface
US6292874B1 (en) 1999-10-19 2001-09-18 Advanced Technology Materials, Inc. Memory management method and apparatus for partitioning homogeneous memory and restricting access of installed applications to predetermined memory ranges
EP1269425A2 (en) 2000-02-25 2003-01-02 Identix Incorporated Secure transaction system
AU2001243365A1 (en) 2000-03-02 2001-09-12 Alarity Corporation System and method for process protection
JP3710671B2 (en) 2000-03-14 2005-10-26 シャープ株式会社 One-chip microcomputer, IC card using the same, and access control method for one-chip microcomputer
CA2341931C (en) 2000-03-24 2006-05-30 Contentguard Holdings, Inc. System and method for protection of digital works
US6633963B1 (en) 2000-03-31 2003-10-14 Intel Corporation Controlling access to multiple memory zones in an isolated execution environment
US6678825B1 (en) * 2000-03-31 2004-01-13 Intel Corporation Controlling access to multiple isolated memories in an isolated execution environment
US6507904B1 (en) * 2000-03-31 2003-01-14 Intel Corporation Executing isolated mode instructions in a secure system running in privilege rings
GB0020416D0 (en) * 2000-08-18 2000-10-04 Hewlett Packard Co Trusted system
US6593273B2 (en) * 2000-10-06 2003-07-15 Monsanto Technology Llc Method for reducing pest damage to corn by treating transgenic corn seeds with pesticide
US6938164B1 (en) 2000-11-22 2005-08-30 Microsoft Corporation Method and system for allowing code to be securely initialized in a computer
US7631160B2 (en) 2001-04-04 2009-12-08 Advanced Micro Devices, Inc. Method and apparatus for securing portions of memory
US6976136B2 (en) 2001-05-07 2005-12-13 National Semiconductor Corporation Flash memory protection scheme for secured shared BIOS implementation in personal computers with an embedded controller
US7676430B2 (en) 2001-05-09 2010-03-09 Lenovo (Singapore) Ptd. Ltd. System and method for installing a remote credit card authorization on a system with a TCPA complaint chipset
EP1271277A3 (en) 2001-06-26 2003-02-05 Redstrike B.V. Security system and software to prevent unauthorized use of a computing device
US20030018892A1 (en) * 2001-07-19 2003-01-23 Jose Tello Computer with a modified north bridge, security engine and smart card having a secure boot capability and method for secure booting a computer
US7191464B2 (en) * 2001-10-16 2007-03-13 Lenovo Pte. Ltd. Method and system for tracking a secure boot in a trusted computing environment
US7103771B2 (en) * 2001-12-17 2006-09-05 Intel Corporation Connecting a virtual token to a physical token
US7308576B2 (en) 2001-12-31 2007-12-11 Intel Corporation Authenticated code module
US20030126453A1 (en) 2001-12-31 2003-07-03 Glew Andrew F. Processor supporting execution of an authenticated code instruction
US7107460B2 (en) 2002-02-15 2006-09-12 International Business Machines Corporation Method and system for securing enablement access to a data security device
US7343493B2 (en) 2002-03-28 2008-03-11 Lenovo (Singapore) Pte. Ltd. Encrypted file system using TCPA
US20040117532A1 (en) * 2002-12-11 2004-06-17 Bennett Steven M. Mechanism for controlling external interrupts in a virtual machine system
US7318141B2 (en) 2002-12-17 2008-01-08 Intel Corporation Methods and systems to control virtual machines
US20050204357A1 (en) * 2004-03-15 2005-09-15 Ajay Garg Mechanism to protect extensible firmware interface runtime services utilizing virtualization technology

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6496847B1 (en) * 1998-05-15 2002-12-17 Vmware, Inc. System and method for virtualizing computer systems
WO2002052404A2 (en) 2000-12-27 2002-07-04 Intel Corporation (A Delaware Corporation) Processor mode for limiting the operation of guest software r unning on a virtual machine supported by a monitor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012163221A1 (en) * 2011-05-31 2012-12-06 联想(北京)有限公司 Display processing method, apparatus and computer system

Also Published As

Publication number Publication date
JP4579972B2 (en) 2010-11-10
US7861245B2 (en) 2010-12-28
US20050240700A1 (en) 2005-10-27
US7620949B2 (en) 2009-11-17
JP2007528084A (en) 2007-10-04
EP1730633A1 (en) 2006-12-13
US20090265709A1 (en) 2009-10-22

Similar Documents

Publication Publication Date Title
US7861245B2 (en) Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment
US7177967B2 (en) Chipset support for managing hardware interrupts in a virtual machine system
US7424709B2 (en) Use of multiple virtual machine monitors to handle privileged events
US7840962B2 (en) System and method for controlling switching between VMM and VM using enabling value of VMM timer indicator and VMM timer value having a specified time
US7356735B2 (en) Providing support for single stepping a virtual machine in a virtual machine environment
EP1761850B1 (en) Support for nested faults in a virtual machine environment
RU2263343C2 (en) Mechanism for controlling external interruptions in virtual machines system
JP4291301B2 (en) Supporting migration to a single virtual machine monitor based on guest software privilege level
US8312452B2 (en) Method and apparatus for a guest to access a privileged register
US7209994B1 (en) Processor that maintains virtual interrupt state and injects virtual interrupts into virtual machine guests
US7237051B2 (en) Mechanism to control hardware interrupt acknowledgement in a virtual machine system
US7707341B1 (en) Virtualizing an interrupt controller
US20060130059A1 (en) Timer offsetting mechanism in a virtual machine environment
US7287197B2 (en) Vectoring an interrupt or exception upon resuming operation of a virtual machine
CN116702129A (en) Safe calling method and device for power architecture running service code

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2007503121

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2005731536

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

WWP Wipo information: published in national office

Ref document number: 2005731536

Country of ref document: EP