WO2005006156A3 - Integrated circuit comprising an ordinary module and a secured module that are connected via a protected line - Google Patents
Integrated circuit comprising an ordinary module and a secured module that are connected via a protected line Download PDFInfo
- Publication number
- WO2005006156A3 WO2005006156A3 PCT/FR2004/001775 FR2004001775W WO2005006156A3 WO 2005006156 A3 WO2005006156 A3 WO 2005006156A3 FR 2004001775 W FR2004001775 W FR 2004001775W WO 2005006156 A3 WO2005006156 A3 WO 2005006156A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- module
- secured
- connected via
- ordinary
- integrated circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/72—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in cryptographic circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/82—Protecting input, output or interconnection devices
- G06F21/85—Protecting input, output or interconnection devices interconnection devices, e.g. bus-connected or in-line devices
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR03/08371 | 2003-07-09 | ||
FR0308371A FR2857534B1 (en) | 2003-07-09 | 2003-07-09 | INTEGRATED CIRCUIT COMPRISING A REGULAR MODULE AND A SECURED MODULE CONNECTED BY A PROTECTED LINK |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2005006156A2 WO2005006156A2 (en) | 2005-01-20 |
WO2005006156A3 true WO2005006156A3 (en) | 2005-06-30 |
Family
ID=33522879
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/FR2004/001775 WO2005006156A2 (en) | 2003-07-09 | 2004-07-08 | Integrated circuit comprising an ordinary module and a secured module that are connected via a protected line |
Country Status (2)
Country | Link |
---|---|
FR (1) | FR2857534B1 (en) |
WO (1) | WO2005006156A2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2902213B1 (en) * | 2006-06-08 | 2008-10-17 | Thomson Licensing Sas | ELECTRONIC CARD WITH SECURITY FUNCTIONS |
CN104317752B (en) * | 2014-11-21 | 2015-08-12 | 中国人民解放军国防科学技术大学 | The extendible conditional of a kind of passage triggers high speed synchronous sample register system |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5828753A (en) * | 1996-10-25 | 1998-10-27 | Intel Corporation | Circuit and method for ensuring interconnect security within a multi-chip integrated circuit package |
US5933854A (en) * | 1995-05-31 | 1999-08-03 | Mitsubishi Denki Kabushiki Kaisha | Data security system for transmitting and receiving data between a memory card and a computer using a public key cryptosystem |
EP1030237A1 (en) * | 1999-02-15 | 2000-08-23 | Hewlett-Packard Company | Trusted hardware device in a computer |
US20020169968A1 (en) * | 1999-12-02 | 2002-11-14 | Berndt Gammel | Microprocessor configuration with encryption |
US20030005313A1 (en) * | 2000-01-18 | 2003-01-02 | Berndt Gammel | Microprocessor configuration with encryption |
US6523118B1 (en) * | 1998-06-29 | 2003-02-18 | Koninklijke Philips Electronics N.V. | Secure cache for instruction and data protection |
US20030048900A1 (en) * | 2001-08-30 | 2003-03-13 | Samsung Electronics Co., Ltd. | Semiconductor integrated circuit having encrypter/decrypter function for protecting input/output data transmitted on internal bus |
-
2003
- 2003-07-09 FR FR0308371A patent/FR2857534B1/en not_active Expired - Lifetime
-
2004
- 2004-07-08 WO PCT/FR2004/001775 patent/WO2005006156A2/en active Application Filing
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5933854A (en) * | 1995-05-31 | 1999-08-03 | Mitsubishi Denki Kabushiki Kaisha | Data security system for transmitting and receiving data between a memory card and a computer using a public key cryptosystem |
US5828753A (en) * | 1996-10-25 | 1998-10-27 | Intel Corporation | Circuit and method for ensuring interconnect security within a multi-chip integrated circuit package |
US6523118B1 (en) * | 1998-06-29 | 2003-02-18 | Koninklijke Philips Electronics N.V. | Secure cache for instruction and data protection |
EP1030237A1 (en) * | 1999-02-15 | 2000-08-23 | Hewlett-Packard Company | Trusted hardware device in a computer |
US20020169968A1 (en) * | 1999-12-02 | 2002-11-14 | Berndt Gammel | Microprocessor configuration with encryption |
US20030005313A1 (en) * | 2000-01-18 | 2003-01-02 | Berndt Gammel | Microprocessor configuration with encryption |
US20030048900A1 (en) * | 2001-08-30 | 2003-03-13 | Samsung Electronics Co., Ltd. | Semiconductor integrated circuit having encrypter/decrypter function for protecting input/output data transmitted on internal bus |
Also Published As
Publication number | Publication date |
---|---|
FR2857534B1 (en) | 2005-10-28 |
WO2005006156A2 (en) | 2005-01-20 |
FR2857534A1 (en) | 2005-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NO990099D0 (en) | Integrated circuit board, as well as related application module | |
HK1073965A1 (en) | Wiring circuit board, manufacturing method for the wiring circuit board, and circuit module | |
WO2005050941A3 (en) | Data accumulation between data path and memory device | |
DE60302462D1 (en) | INTEGRATED DEVICE WITH OVERCURRENT AND OVERVOLTAGE PROTECTION AND SLIDING FILTER FOR THE DATA BUS INTERFACE | |
DE50106778D1 (en) | Airbag module | |
AU2001292777A1 (en) | Wiring harness data systems | |
GB0229311D0 (en) | An airbag module and system | |
DE50304274D1 (en) | Airbag module | |
WO2003075189A3 (en) | An interconnect-aware methodology for integrated circuit design | |
DE50107193D1 (en) | Airbag module | |
TW200745874A (en) | Computer and main circuit board thereof | |
TW200502834A (en) | Universal serial bus device for exchange data each other | |
DE50107356D1 (en) | Airbag module | |
WO2005035309A3 (en) | Airbag module | |
EP1701916A4 (en) | Electronic trading data integration and protection system | |
DE60304801D1 (en) | Short circuit plug for a squib | |
DE60304243D1 (en) | Airbag module with ventilation | |
DE50110961D1 (en) | BUS SYSTEM FOR A AGRICULTURAL VEHICLE | |
DE69839686D1 (en) | Protection circuit for output driver circuits | |
WO2005006156A3 (en) | Integrated circuit comprising an ordinary module and a secured module that are connected via a protected line | |
DE59909946D1 (en) | Airbag module housing | |
DE50304280D1 (en) | Airbag module | |
DE50301973D1 (en) | Airbag module | |
DE50302160D1 (en) | Airbag module | |
AU2003247097A1 (en) | Module, electronic device and evaluation tool |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: COMMUNICATION PURSUANT TO RULE 69 EPC (EPO FORM 1205A OF 030506) |
|
122 | Ep: pct application non-entry in european phase |