US20110122563A1 - Anti-tamper protected enclosure - Google Patents

Anti-tamper protected enclosure Download PDF

Info

Publication number
US20110122563A1
US20110122563A1 US13/015,099 US201113015099A US2011122563A1 US 20110122563 A1 US20110122563 A1 US 20110122563A1 US 201113015099 A US201113015099 A US 201113015099A US 2011122563 A1 US2011122563 A1 US 2011122563A1
Authority
US
United States
Prior art keywords
tamper
protected enclosure
grid array
ball grid
array device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/015,099
Inventor
Steve Hsu
Daniel Hong
Kenji Chao
Douglas Manchester
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Verifone Inc
Original Assignee
Verifone Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Verifone Inc filed Critical Verifone Inc
Priority to US13/015,099 priority Critical patent/US20110122563A1/en
Publication of US20110122563A1 publication Critical patent/US20110122563A1/en
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY INTEREST Assignors: GLOBAL BAY MOBILE TECHNOLOGIES, INC., HYPERCOM CORPORATION, VERIFONE, INC.
Assigned to GLOBAL BAY MOBILE TECHNOLOGIES, INC., HYPERCOM CORPORATION, VERIFONE, INC. reassignment GLOBAL BAY MOBILE TECHNOLOGIES, INC. RELEASE (R033282F0757) Assignors: JPMORGAN CHASE BANK, N.A.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/86—Secure or tamper-resistant housings

Definitions

  • the present invention relates to electronic devices containing sensitive data generally and more particularly to tamper-protected point of sale terminals.
  • the present invention seeks to provide an improved security system for electronic devices, especially tamper-protected point of sale terminals and other devices containing sensitive information, such as personal data.
  • point of sale terminals includes, inter alia, PIN pads, electronic cash registers, ATMs, card payment terminals and the like.
  • a device for containing sensitive data including a housing, an anti-tamper protected enclosure located within the housing and being adapted to contain the sensitive data, anti-tamper protection circuitry located within the anti-tamper protected enclosure and at least one ball grid array device arranged within the housing, mounted on an outer surface of the anti-tamper protected enclosure and electrically coupled to the anti-tamper protection circuitry for protecting against unauthorized access to the interior of the anti-tamper protected enclosure.
  • ball grid array device refers to an electrical circuit device enclosed in a ball grid array package.
  • the device also includes a confidential data storage element located within the anti-tamper protected enclosure. Additionally or alternatively, the device also includes a data entry element mounted in the housing.
  • the ball grid array device preferably includes wire-bonded circuitry.
  • the anti-tamper protection circuitry is operative, in the event of physical tampering with at least one of the at least one ball grid array device, to perform at least one of the following actions: generate an alarm indication, disable the device and erase the sensitive data.
  • the device is a point of sale terminal.
  • an anti-tamper protected enclosure including anti-tamper protection circuitry located within the anti-tamper protected enclosure and at least one ball grid array device mounted on an outer surface of the anti-tamper protected enclosure and electrically coupled to the anti-tamper protection circuitry for protecting against unauthorized access to the interior of the anti-tamper protected enclosure.
  • the ball grid array device comprises wire-bonded circuitry.
  • the anti-tamper protected enclosure includes at least one grid which is electrically coupled to the anti-tamper protection circuitry. Additionally, the anti-tamper protection circuitry is coupled to the at least one conductor network via the at least one ball grid array device. Additionally, the anti-tamper protection circuitry is coupled to the at least one conductor network by electrical connections extending through vias which are physically protected by the at least one ball grid array device.
  • the physical location of the at least one ball grid array device is selected to provide physical protection to at least one electrical connection within the anti-tamper protected enclosure.
  • the at least one ball grid array device includes balls which are not electrically connected to the anti-tamper protection circuitry.
  • the anti-tamper protected enclosure includes at least one flexible printed circuit board. Additionally or alternatively, the anti-tamper protected enclosure includes at least one rigid printed circuit board.
  • the anti-tamper protected enclosure also has a confidential data storage element located within.
  • the anti-tamper protected circuitry includes a comparison circuit. Additionally or alternatively, the anti-tamper protection circuitry is operative, in the event of physical tampering with at least one of the at least one ball grid array device, to generate an alarm indication.
  • FIG. 1 is a simplified pictorial illustration of a point of sale terminal constructed and operative in accordance with a preferred embodiment of the present invention
  • FIG. 2 is a partially cut-away simplified pictorial illustration of an anti-tamper protected enclosure forming part of the point of sale terminal of FIG. 1 ;
  • FIG. 3 is a simplified circuit diagram of electrical connections to anti-tamper protection circuitry employed in the point of sale terminal of FIGS. 1 & 2 ;
  • FIG. 4 is a simplified, generalized illustration of part of the circuitry of FIG. 3 .
  • FIGS. 1 & 2 are a simplified pictorial illustration of a point of sale terminal 100 and a partially cut-away simplified pictorial illustration of an anti-tamper protected enclosure forming part of the point of sale terminal 100 constructed and operative in accordance with a preferred embodiment of the present invention.
  • the point of sale terminal of FIG. 1 preferably includes a housing 110 and a data entry element, such as a keyboard 112 , mounted in the housing.
  • an anti-tamper protected enclosure 114 is located within the housing 110 and includes one or more conductor networks, such as networks 116 and 117 , of embedded electrical conductors 118 which are electrically connected to anti-tamper protection circuitry 120 , typically in the form of an integrated circuit located within the anti-tamper protected enclosure 114 .
  • Anti-tamper protected enclosure 114 may be formed of any suitable material. For example, it may be formed of a plurality of printed circuit boards wherein the conductor networks are defined by conductors 118 formed on one or more layers thereof, preferably including embedded layers. As an alternative, a rigid or non-rigid enclosure may be provided and wrapped in one or more layers of flexible circuit boards having formed thereon or imbedded therein one or more conductor networks.
  • At least one ball grid array device 124 which includes encapsulation which provides enhanced physical protection, is arranged within the housing 110 and mounted on an outer surface 126 of the anti-tamper protected enclosure 114 .
  • the ball grid array device 124 preferably is electrically coupled to the anti-tamper protection circuitry and to conductor network or conductor networks 116 and 117 for protecting against unauthorized access to the anti-tamper protected enclosure 114 and more specifically against access to critical circuit elements, such as data storage elements 128 , anti-tamper protection circuitry 120 and electrical connections, such as vias 130 thereto. It is appreciated that were such critical circuit elements accessible to an unauthorized person, highly confidential information, such as encryption keys and personal identification information, could be compromised.
  • two ball grid array devices 124 are provided on two oppositely facing outside surfaces of protected enclosure 114 . It is appreciated that a greater or lesser number of ball grid array devices 124 may be employed on any suitable surface of the enclosure 114 , in accordance with the circuit layout therein. Preferably, the placement of the ball grid array devices 124 is such that they physically overlie critical circuit elements mounted or otherwise located at generally the same location.
  • FIGS. 3 and 4 illustrate a preferred arrangement of electrical connections to anti-tamper protection circuitry 120 .
  • Anti-tamper protection circuitry 120 preferably includes a comparison circuit which compares the impedance along the parallel pathways such that any physical tampering with the ball grid array device will result in an alarm indication being produced by anti-tamper protection circuitry 120 .
  • Anti-tamper protection circuitry 120 may take protective steps, such as disabling the point of sale terminal, erasure of all data on data storage elements 128 and sending a tamper alert message.
  • the arrangement of the various conductive paths defined by the ball grid array device 124 may be arbitrary but preferably includes conductive paths interconnecting balls which do not lie at the periphery of the ball grid array device. It is appreciated that not all balls necessarily form part of the connections.
  • a DC voltage source VSRAM 200 is provided, typically at a voltage of 3.3 Volts, and is coupled in series via a resistor 202 and via a first conductor network 117 to a ball A forming part of ball grid array device 124 .
  • a ground connection 204 is coupled in series via a resistor 206 and via another conductor network 117 to a ball B of ball grid array device 124 .
  • Ball A is electrically connected within the ball grid array device 124 , preferably by wire bonding, to a ball C of the ball grid array device 124 .
  • Ball C is connected in series via a resistor 208 and via a portion of a conductor element 116 to a ball D of ball grid array device 124 .
  • Ball D is electrically connected, preferably by wire bonding, to a ball E of the ball grid array device 124 .
  • Ball E is connected via a portion of conductor network 116 in series via a resistor 210 and a resistor 212 to a first input terminal 214 of anti-tamper protection circuitry 120 .
  • Ball C is connected via a portion of conductor network 116 in series via a resistor 216 to a ball F of the ball grid array device 124 .
  • Ball F is electrically connected, preferably by wire bonding, to a ball G of the ball grid array device 124 .
  • Ball G is connected via a portion of conductor network 116 in series via a resistor 218 and via resistor 212 to the first input terminal 214 of anti-tamper protection circuitry 120 .
  • Circuitry which is similar or identical to that described hereinabove may be connected between ball B and a second input terminal 219 of anti-tamper protection circuitry 120 .
  • FIG. 4 illustrates, in somewhat expanded form, for the sake of clarity, a four layer PCB, which typically forms a wall of the enclosure 114 ( FIGS. 1 & 2 ) onto which ball grid array device 124 ( FIGS. 1 & 2 ) is mounted.
  • a series connection between resistor 208 and ball C passes along a plated through hole (PTH) via 221 .
  • a series connection between resistor 216 and ball C passes along a PTH via 222 and via a portion of conductor network 116 .
  • a series connection between resistor 208 and ball D passes along a PTH via 224 , via a portion of conductor network 116 and along a PTH via 226 .
  • a series connection between resistor 216 and ball F passes along a PTH via 228 .
  • a series connection between ball E and resistor 210 passes along a PTH via 230 , along a portion of conductor network 116 and along a blind via 232 .
  • a series connection between resistor 218 and ball G passes along a blind via 234 , along a portion of conductor network 116 and along a PTH via 236 .
  • a series connection between ball A and resistor 202 passes along a PTH via 238 and along a conductor network 117 .
  • a series connection is also provided between resistor 212 and parallel resistors 210 and 218 .
  • Ball A is connected to ball C within the ball grid array device 124 , preferably by wire bonding, via an aluminum conductor 240 .
  • Ball G is connected to ball F within the ball grid array device 124 , preferably by wire bonding.
  • Ball E is connected to ball D within the ball grid array device 124 , preferably by wire bonding.
  • the ball grid array device 124 is placed at a location overlying the various vias, as shown, which substantially inhibits unauthorized access to those vias.
  • the printed circuit boards may be of any suitable number of layers, preferably two layers or more.
  • the ball grid array device may be employed to provide protection to various types of vias carrying sensitive signals, such as through vias, blind vias and buried vias.
  • the conductor network may be obviated and the ball grid array device is connected directly to the tamper-detection circuitry.
  • various conductor networks may be connected to various voltage sources, each of a different voltage.

Abstract

A device for containing sensitive data including a housing, an anti-tamper protected enclosure located within the housing and being adapted to contain the sensitive data, anti-tamper protection circuitry located within the anti-tamper protected enclosure and at least one ball grid array arranged within the housing and mounted on an outer surface of the anti-tamper protected enclosure and electrically coupled to the anti-tamper protection circuitry for protecting against unauthorized access to the interior of the anti-tamper protected enclosure.

Description

    FIELD OF THE INVENTION
  • The present invention relates to electronic devices containing sensitive data generally and more particularly to tamper-protected point of sale terminals.
    • BACKGROUND OF THE INVENTION
  • The following U.S. Patent documents are believed to represent the current state of the art: U.S. Pat. Nos. 6,646,565; 6,917,299 and 6,853,093. The disclosures of these patent documents are hereby incorporated herein by reference.
    • SUMMARY OF THE INVENTION
  • The present invention seeks to provide an improved security system for electronic devices, especially tamper-protected point of sale terminals and other devices containing sensitive information, such as personal data. For the purposes of the present description and claims, the term “point of sale terminals” includes, inter alia, PIN pads, electronic cash registers, ATMs, card payment terminals and the like.
  • There is thus provided in accordance with a preferred embodiment of the present invention a device for containing sensitive data including a housing, an anti-tamper protected enclosure located within the housing and being adapted to contain the sensitive data, anti-tamper protection circuitry located within the anti-tamper protected enclosure and at least one ball grid array device arranged within the housing, mounted on an outer surface of the anti-tamper protected enclosure and electrically coupled to the anti-tamper protection circuitry for protecting against unauthorized access to the interior of the anti-tamper protected enclosure.
  • The term “ball grid array device” refers to an electrical circuit device enclosed in a ball grid array package.
  • Preferably, the device also includes a confidential data storage element located within the anti-tamper protected enclosure. Additionally or alternatively, the device also includes a data entry element mounted in the housing. The ball grid array device preferably includes wire-bonded circuitry.
  • Preferably, the anti-tamper protection circuitry is operative, in the event of physical tampering with at least one of the at least one ball grid array device, to perform at least one of the following actions: generate an alarm indication, disable the device and erase the sensitive data.
  • In accordance with a preferred embodiment the device is a point of sale terminal.
  • There is also provided in accordance with another preferred embodiment of the present invention an anti-tamper protected enclosure including anti-tamper protection circuitry located within the anti-tamper protected enclosure and at least one ball grid array device mounted on an outer surface of the anti-tamper protected enclosure and electrically coupled to the anti-tamper protection circuitry for protecting against unauthorized access to the interior of the anti-tamper protected enclosure. Preferably, the ball grid array device comprises wire-bonded circuitry.
  • Preferably, the anti-tamper protected enclosure includes at least one grid which is electrically coupled to the anti-tamper protection circuitry. Additionally, the anti-tamper protection circuitry is coupled to the at least one conductor network via the at least one ball grid array device. Additionally, the anti-tamper protection circuitry is coupled to the at least one conductor network by electrical connections extending through vias which are physically protected by the at least one ball grid array device.
  • Preferably, the physical location of the at least one ball grid array device is selected to provide physical protection to at least one electrical connection within the anti-tamper protected enclosure. Additionally or alternatively, the at least one ball grid array device includes balls which are not electrically connected to the anti-tamper protection circuitry.
  • Preferably, the anti-tamper protected enclosure includes at least one flexible printed circuit board. Additionally or alternatively, the anti-tamper protected enclosure includes at least one rigid printed circuit board.
  • Preferably, the anti-tamper protected enclosure also has a confidential data storage element located within.
  • Preferably, the anti-tamper protected circuitry includes a comparison circuit. Additionally or alternatively, the anti-tamper protection circuitry is operative, in the event of physical tampering with at least one of the at least one ball grid array device, to generate an alarm indication.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the drawings in which:
  • FIG. 1 is a simplified pictorial illustration of a point of sale terminal constructed and operative in accordance with a preferred embodiment of the present invention;
  • FIG. 2 is a partially cut-away simplified pictorial illustration of an anti-tamper protected enclosure forming part of the point of sale terminal of FIG. 1;
  • FIG. 3 is a simplified circuit diagram of electrical connections to anti-tamper protection circuitry employed in the point of sale terminal of FIGS. 1 & 2; and
  • FIG. 4 is a simplified, generalized illustration of part of the circuitry of FIG. 3.
    •  DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • Reference is now made to FIGS. 1 & 2, which are a simplified pictorial illustration of a point of sale terminal 100 and a partially cut-away simplified pictorial illustration of an anti-tamper protected enclosure forming part of the point of sale terminal 100 constructed and operative in accordance with a preferred embodiment of the present invention. The point of sale terminal of FIG. 1 preferably includes a housing 110 and a data entry element, such as a keyboard 112, mounted in the housing. Preferably an anti-tamper protected enclosure 114 is located within the housing 110 and includes one or more conductor networks, such as networks 116 and 117, of embedded electrical conductors 118 which are electrically connected to anti-tamper protection circuitry 120, typically in the form of an integrated circuit located within the anti-tamper protected enclosure 114.
  • Anti-tamper protected enclosure 114 may be formed of any suitable material. For example, it may be formed of a plurality of printed circuit boards wherein the conductor networks are defined by conductors 118 formed on one or more layers thereof, preferably including embedded layers. As an alternative, a rigid or non-rigid enclosure may be provided and wrapped in one or more layers of flexible circuit boards having formed thereon or imbedded therein one or more conductor networks.
  • In accordance with a preferred embodiment of the present invention, at least one ball grid array device 124, which includes encapsulation which provides enhanced physical protection, is arranged within the housing 110 and mounted on an outer surface 126 of the anti-tamper protected enclosure 114. The ball grid array device 124 preferably is electrically coupled to the anti-tamper protection circuitry and to conductor network or conductor networks 116 and 117 for protecting against unauthorized access to the anti-tamper protected enclosure 114 and more specifically against access to critical circuit elements, such as data storage elements 128, anti-tamper protection circuitry 120 and electrical connections, such as vias 130 thereto. It is appreciated that were such critical circuit elements accessible to an unauthorized person, highly confidential information, such as encryption keys and personal identification information, could be compromised.
  • In the illustrated embodiment of FIGS. 1 & 2, two ball grid array devices 124 are provided on two oppositely facing outside surfaces of protected enclosure 114. It is appreciated that a greater or lesser number of ball grid array devices 124 may be employed on any suitable surface of the enclosure 114, in accordance with the circuit layout therein. Preferably, the placement of the ball grid array devices 124 is such that they physically overlie critical circuit elements mounted or otherwise located at generally the same location.
  • Reference is now made to FIGS. 3 and 4, which illustrate a preferred arrangement of electrical connections to anti-tamper protection circuitry 120. It is seen that preferably there is provided a pair of electrically parallel conductive pathways, each providing a connection extending between a voltage source across one or more conductor networks 117 of embedded electrical conductors, across various conductive paths at least partially defined by the ball grid array device and by one or more conductor networks 116, including selected resistances, to inputs of anti-tamper protection circuitry 120. Anti-tamper protection circuitry 120 preferably includes a comparison circuit which compares the impedance along the parallel pathways such that any physical tampering with the ball grid array device will result in an alarm indication being produced by anti-tamper protection circuitry 120. Anti-tamper protection circuitry 120 may take protective steps, such as disabling the point of sale terminal, erasure of all data on data storage elements 128 and sending a tamper alert message.
  • It is appreciated that the arrangement of the various conductive paths defined by the ball grid array device 124 may be arbitrary but preferably includes conductive paths interconnecting balls which do not lie at the periphery of the ball grid array device. It is appreciated that not all balls necessarily form part of the connections.
  • In the illustrated example of FIG. 3, a DC voltage source VSRAM 200 is provided, typically at a voltage of 3.3 Volts, and is coupled in series via a resistor 202 and via a first conductor network 117 to a ball A forming part of ball grid array device 124. A ground connection 204 is coupled in series via a resistor 206 and via another conductor network 117 to a ball B of ball grid array device 124.
  • Ball A is electrically connected within the ball grid array device 124, preferably by wire bonding, to a ball C of the ball grid array device 124. Ball C is connected in series via a resistor 208 and via a portion of a conductor element 116 to a ball D of ball grid array device 124. Ball D is electrically connected, preferably by wire bonding, to a ball E of the ball grid array device 124. Ball E is connected via a portion of conductor network 116 in series via a resistor 210 and a resistor 212 to a first input terminal 214 of anti-tamper protection circuitry 120.
  • Ball C is connected via a portion of conductor network 116 in series via a resistor 216 to a ball F of the ball grid array device 124. Ball F is electrically connected, preferably by wire bonding, to a ball G of the ball grid array device 124. Ball G is connected via a portion of conductor network 116 in series via a resistor 218 and via resistor 212 to the first input terminal 214 of anti-tamper protection circuitry 120.
  • Circuitry which is similar or identical to that described hereinabove may be connected between ball B and a second input terminal 219 of anti-tamper protection circuitry 120.
  • A portion 220 forming part of one of the parallel pathways in the above-described circuitry is shown in detail in FIG. 4. FIG. 4 illustrates, in somewhat expanded form, for the sake of clarity, a four layer PCB, which typically forms a wall of the enclosure 114 (FIGS. 1 & 2) onto which ball grid array device 124 (FIGS. 1 & 2) is mounted.
  • It is seen in FIG. 4 that a series connection between resistor 208 and ball C passes along a plated through hole (PTH) via 221. A series connection between resistor 216 and ball C passes along a PTH via 222 and via a portion of conductor network 116. A series connection between resistor 208 and ball D passes along a PTH via 224, via a portion of conductor network 116 and along a PTH via 226. A series connection between resistor 216 and ball F passes along a PTH via 228. A series connection between ball E and resistor 210 passes along a PTH via 230, along a portion of conductor network 116 and along a blind via 232. A series connection between resistor 218 and ball G passes along a blind via 234, along a portion of conductor network 116 and along a PTH via 236. A series connection between ball A and resistor 202 passes along a PTH via 238 and along a conductor network 117. A series connection is also provided between resistor 212 and parallel resistors 210 and 218.
  • Ball A is connected to ball C within the ball grid array device 124, preferably by wire bonding, via an aluminum conductor 240. Ball G is connected to ball F within the ball grid array device 124, preferably by wire bonding. Ball E is connected to ball D within the ball grid array device 124, preferably by wire bonding.
  • Preferably, the ball grid array device 124 is placed at a location overlying the various vias, as shown, which substantially inhibits unauthorized access to those vias.
  • It is appreciated that multiple circuits similar to the circuitry described hereinabove may be provided. It is also appreciated that the printed circuit boards may be of any suitable number of layers, preferably two layers or more. It is additionally appreciated that the ball grid array device may be employed to provide protection to various types of vias carrying sensitive signals, such as through vias, blind vias and buried vias.
  • According to an alternative embodiment, the conductor network may be obviated and the ball grid array device is connected directly to the tamper-detection circuitry. According to another alternative embodiment, various conductor networks may be connected to various voltage sources, each of a different voltage.
  • It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described hereinabove. Rather the scope of the present invention includes both combinations and sub-combinations of various feature of the invention and modifications thereof which may occur to persons skilled in the art upon reading the foregoing description and which are not in the prior art.

Claims (24)

1. A device for containing sensitive data comprising:
a housing;
an anti-tamper protected enclosure located within said housing and being adapted to contain said sensitive data;
anti-tamper protection circuitry located within said anti-tamper protected enclosure; and
at least one ball grid array device arranged within said housing and mounted on an outer surface of said anti-tamper protected enclosure, said at least one ball grid array device including a multiplicity of balls, at least a plurality of which are electrically coupled to said anti-tamper protection circuitry for protecting against unauthorized access to the interior of said anti-tamper protected enclosure,
said anti-tamper protection circuitry being operative, in the event of physical tampering with at least one of said at least one ball grid array device, to perform at least one of the following actions: generate an alarm indication, disable the device and erase said sensitive data.
2. The device according to claim 1, and also comprising a confidential data storage element located within said anti-tamper protected enclosure.
3. The device according to claim 1, wherein said at least one ball grid array device includes wire-bonded circuitry.
4. The device according to claim 1, wherein said anti-tamper protected enclosure includes at least one conductor network which is electrically coupled to said anti-tamper protection circuitry.
5. The device according to claim 4, wherein said anti-tamper protection circuitry is coupled to said at least one conductor network via said at least one ball grid array device.
6. The device according to claim 5, wherein said anti-tamper protection circuitry is coupled to said at least one conductor network by electrical connections extending through vias which are physically protected by said at least one ball grid array device.
7. The device according to claim 1, wherein a physical location of said at least one ball grid array device is selected to provide physical protection to at least one electrical connection within said anti-tamper protected enclosure.
8. (canceled)
9. The device according to claim 1, wherein said anti-tamper protected enclosure comprises at least one flexible printed circuit board.
10. The device according to claim 1, wherein said anti-tamper protected enclosure comprises at least one rigid printed circuit board.
11. (canceled)
12. The device according to claim 1, wherein said device is a point of sale terminal.
13. An anti-tamper protected enclosure comprising:
anti-tamper protection circuitry located within said anti-tamper protected enclosure; and
at least one ball grid array device mounted on an outer surface of said anti-tamper protected enclosure, said at least one ball grid array device including a multiplicity of balls, at least a plurality of which are electrically coupled to said anti-tamper protection circuitry for protecting against unauthorized access to the interior of said anti-tamper protected enclosure,
said anti-tamper protection circuitry being operative, in the event of physical tampering with at least one of said at least one ball grid array device, to generate an alarm indication.
14. The anti-tamper protected enclosure according to claim 13, and also comprising a confidential data storage element located within.
15. The anti-tamper protected enclosure according to claim 13, including at least one conductor network which is electrically coupled to said anti-tamper protection circuitry.
16. The anti-tamper protected enclosure according to claim 15, wherein said anti-tamper protection circuitry is coupled to said at least one conductor network via said at least one ball grid array device.
17. The anti-tamper protected enclosure according to claim 16, wherein said anti-tamper protection circuitry is coupled to said at least one conductor network by electrical connections extending through vias which are physically protected by said at least one ball grid array device.
18. The anti-tamper protected enclosure according to claim 13, wherein a physical location of said at least one ball grid array device is selected to provide physical protection to at least one electrical connection within said anti-tamper protected enclosure.
19. (canceled)
20. The anti-tamper protected enclosure according to claim 13, wherein said anti-tamper protected enclosure comprises at least one flexible printed circuit board.
21. The anti-tamper protected enclosure according to claim 13, wherein said anti-tamper protected enclosure comprises at least one rigid printed circuit board.
22. The anti-tamper protected enclosure according to claim 13, wherein said anti-tamper protection circuitry includes a comparison circuit.
23. (canceled)
24. The anti-tamper protected enclosure according to claim 13, wherein said at least one ball grid array device includes wire-bonded circuitry.
US13/015,099 2007-01-25 2011-01-27 Anti-tamper protected enclosure Abandoned US20110122563A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/015,099 US20110122563A1 (en) 2007-01-25 2011-01-27 Anti-tamper protected enclosure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/627,166 US7898413B2 (en) 2007-01-25 2007-01-25 Anti-tamper protected enclosure
US13/015,099 US20110122563A1 (en) 2007-01-25 2011-01-27 Anti-tamper protected enclosure

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/627,166 Continuation US7898413B2 (en) 2007-01-25 2007-01-25 Anti-tamper protected enclosure

Publications (1)

Publication Number Publication Date
US20110122563A1 true US20110122563A1 (en) 2011-05-26

Family

ID=39644774

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/627,166 Active 2029-10-17 US7898413B2 (en) 2007-01-25 2007-01-25 Anti-tamper protected enclosure
US13/015,099 Abandoned US20110122563A1 (en) 2007-01-25 2011-01-27 Anti-tamper protected enclosure

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/627,166 Active 2029-10-17 US7898413B2 (en) 2007-01-25 2007-01-25 Anti-tamper protected enclosure

Country Status (4)

Country Link
US (2) US7898413B2 (en)
EP (1) EP2108150A4 (en)
CN (1) CN101611382B (en)
WO (1) WO2008091470A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130015972A1 (en) * 2011-07-11 2013-01-17 Verifone, Inc. Anti-tampering protection assembly
US10678958B2 (en) 2015-12-28 2020-06-09 Intelligent Technologies International, Inc. Intrusion-protected memory component

Families Citing this family (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7898413B2 (en) * 2007-01-25 2011-03-01 Verifone, Inc. Anti-tamper protected enclosure
US8595514B2 (en) 2008-01-22 2013-11-26 Verifone, Inc. Secure point of sale terminal
US9013336B2 (en) * 2008-01-22 2015-04-21 Verifone, Inc. Secured keypad devices
WO2010111655A1 (en) 2009-03-26 2010-09-30 Hypercom Corporation Keypad membrane security
CN102804234B (en) * 2009-06-09 2016-03-09 吉尔巴科公司 fuel dispenser user interface
CN101697182B (en) * 2009-09-29 2011-10-05 广州广电运通金融电子股份有限公司 Encryption keyboard
US8295058B2 (en) * 2009-12-18 2012-10-23 International Business Machines Corporation Structure for enhancing reference return current conduction
US8358218B2 (en) 2010-03-02 2013-01-22 Verifone, Inc. Point of sale terminal having enhanced security
TWM388677U (en) * 2010-03-31 2010-09-11 Uniform Ind Corp Electronic device and its protection mechanism
US8330606B2 (en) 2010-04-12 2012-12-11 Verifone, Inc. Secure data entry device
US8405506B2 (en) 2010-08-02 2013-03-26 Verifone, Inc. Secure data entry device
US8593824B2 (en) 2010-10-27 2013-11-26 Verifone, Inc. Tamper secure circuitry especially for point of sale terminal
US8621235B2 (en) 2011-01-06 2013-12-31 Verifone, Inc. Secure pin entry device
US9166586B2 (en) 2012-05-09 2015-10-20 Gilbarco Inc. Fuel dispenser input device tamper detection arrangement
US8786272B2 (en) 2011-05-11 2014-07-22 Gilbarco Inc. Fuel dispenser input device tamper detection arrangement
JP5062705B1 (en) * 2011-07-07 2012-10-31 Ｎｅｃインフロンティア株式会社 Flexible printed cable and information processing apparatus
US9762150B2 (en) 2011-09-13 2017-09-12 Mide Technology Corporation Self-powered sensor system
US9691066B2 (en) 2012-07-03 2017-06-27 Verifone, Inc. Location-based payment system and method
GB2507954B (en) * 2012-10-13 2018-07-04 Korala Associates Ltd A user terminal system and method
US9798902B2 (en) 2012-10-25 2017-10-24 Mide Technology Corporation Self-powered anti-tamper sensors
US9323957B2 (en) * 2013-03-01 2016-04-26 Marvell World Trade Ltd. Anti-tamper system based on dual random bits generators for integrated circuits
FR3008524B1 (en) * 2013-07-12 2017-05-05 Compagnie Ind Et Financiere Dingenierie Ingenico ELECTRONIC PAYMENT DEVICE HAVING MEANS FOR BLOCKING ACCESS TO TAX MEMORY.
GB2518861B (en) * 2013-10-02 2016-01-20 Powa Technologies Ltd Secure data entry device
US9213869B2 (en) 2013-10-04 2015-12-15 Verifone, Inc. Magnetic stripe reading device
US9997492B2 (en) 2013-11-21 2018-06-12 Nxp Usa, Inc. Optically-masked microelectronic packages and methods for the fabrication thereof
TWM480119U (en) * 2014-02-26 2014-06-11 Uniform Ind Corp Card reader with a plurality of protection reticles
US20160026275A1 (en) 2014-07-23 2016-01-28 Verifone, Inc. Data device including ofn functionality
CN107077582B (en) * 2014-09-16 2019-07-19 惠尔丰公司 Safe and intelligent card reader
US10579833B1 (en) * 2014-12-16 2020-03-03 Thales Esecurity, Inc. Tamper detection circuit assemblies and related manufacturing processes
US9208361B1 (en) 2014-12-18 2015-12-08 Verifone Inc. Magnetic stripe card reader
US10007811B2 (en) 2015-02-25 2018-06-26 Private Machines Inc. Anti-tamper system
US9560737B2 (en) 2015-03-04 2017-01-31 International Business Machines Corporation Electronic package with heat transfer element(s)
US9595174B2 (en) 2015-04-21 2017-03-14 Verifone, Inc. Point of sale terminal having enhanced security
US10426037B2 (en) 2015-07-15 2019-09-24 International Business Machines Corporation Circuitized structure with 3-dimensional configuration
US9894749B2 (en) 2015-09-25 2018-02-13 International Business Machines Corporation Tamper-respondent assemblies with bond protection
US10098235B2 (en) 2015-09-25 2018-10-09 International Business Machines Corporation Tamper-respondent assemblies with region(s) of increased susceptibility to damage
US10172239B2 (en) 2015-09-25 2019-01-01 International Business Machines Corporation Tamper-respondent sensors with formed flexible layer(s)
US9591776B1 (en) 2015-09-25 2017-03-07 International Business Machines Corporation Enclosure with inner tamper-respondent sensor(s)
US10175064B2 (en) 2015-09-25 2019-01-08 International Business Machines Corporation Circuit boards and electronic packages with embedded tamper-respondent sensor
US9911012B2 (en) 2015-09-25 2018-03-06 International Business Machines Corporation Overlapping, discrete tamper-respondent sensors
US9578764B1 (en) 2015-09-25 2017-02-21 International Business Machines Corporation Enclosure with inner tamper-respondent sensor(s) and physical security element(s)
US9924591B2 (en) 2015-09-25 2018-03-20 International Business Machines Corporation Tamper-respondent assemblies
US10143090B2 (en) 2015-10-19 2018-11-27 International Business Machines Corporation Circuit layouts of tamper-respondent sensors
US9978231B2 (en) 2015-10-21 2018-05-22 International Business Machines Corporation Tamper-respondent assembly with protective wrap(s) over tamper-respondent sensor(s)
US9913389B2 (en) 2015-12-01 2018-03-06 International Business Corporation Corporation Tamper-respondent assembly with vent structure
US10327343B2 (en) 2015-12-09 2019-06-18 International Business Machines Corporation Applying pressure to adhesive using CTE mismatch between components
US9555606B1 (en) 2015-12-09 2017-01-31 International Business Machines Corporation Applying pressure to adhesive using CTE mismatch between components
US9554477B1 (en) 2015-12-18 2017-01-24 International Business Machines Corporation Tamper-respondent assemblies with enclosure-to-board protection
US9916744B2 (en) 2016-02-25 2018-03-13 International Business Machines Corporation Multi-layer stack with embedded tamper-detect protection
FR3050048B1 (en) * 2016-04-08 2018-04-27 Ingenico Group OPENING DETECTION OF A DATA ENTRY DEVICE
US9904811B2 (en) 2016-04-27 2018-02-27 International Business Machines Corporation Tamper-proof electronic packages with two-phase dielectric fluid
US9913370B2 (en) 2016-05-13 2018-03-06 International Business Machines Corporation Tamper-proof electronic packages formed with stressed glass
US9881880B2 (en) 2016-05-13 2018-01-30 International Business Machines Corporation Tamper-proof electronic packages with stressed glass component substrate(s)
US9858776B1 (en) 2016-06-28 2018-01-02 International Business Machines Corporation Tamper-respondent assembly with nonlinearity monitoring
US10321589B2 (en) * 2016-09-19 2019-06-11 International Business Machines Corporation Tamper-respondent assembly with sensor connection adapter
US10299372B2 (en) 2016-09-26 2019-05-21 International Business Machines Corporation Vented tamper-respondent assemblies
US10271424B2 (en) 2016-09-26 2019-04-23 International Business Machines Corporation Tamper-respondent assemblies with in situ vent structure(s)
US9999124B2 (en) 2016-11-02 2018-06-12 International Business Machines Corporation Tamper-respondent assemblies with trace regions of increased susceptibility to breaking
US10327329B2 (en) 2017-02-13 2019-06-18 International Business Machines Corporation Tamper-respondent assembly with flexible tamper-detect sensor(s) overlying in-situ-formed tamper-detect sensor
WO2019083882A1 (en) * 2017-10-25 2019-05-02 Intelligent Technologies International, Inc. Intrusion protected memory component
US10306753B1 (en) 2018-02-22 2019-05-28 International Business Machines Corporation Enclosure-to-board interface with tamper-detect circuit(s)
US10740499B2 (en) * 2018-03-12 2020-08-11 Nuvoton Technology Corporation Active shield portion serving as serial keypad
US11122682B2 (en) 2018-04-04 2021-09-14 International Business Machines Corporation Tamper-respondent sensors with liquid crystal polymer layers
US10544923B1 (en) 2018-11-06 2020-01-28 Verifone, Inc. Devices and methods for optical-based tamper detection using variable light characteristics
US10925154B2 (en) * 2019-01-31 2021-02-16 Texas Instruments Incorporated Tamper detection
US11645427B2 (en) 2020-11-29 2023-05-09 Bank Of America Corporation Detecting unauthorized activity related to a device by monitoring signals transmitted by the device

Citations (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3818330A (en) * 1972-08-17 1974-06-18 Hitachi Ltd Device having a bridge circuit for detecting faults in an electric network
US4593384A (en) * 1984-12-21 1986-06-03 Ncr Corporation Security device for the secure storage of sensitive data
US5406630A (en) * 1992-05-04 1995-04-11 Motorola, Inc. Tamperproof arrangement for an integrated circuit device
US5627520A (en) * 1995-07-10 1997-05-06 Protell Systems International, Inc. Tamper detect monitoring device
US5674319A (en) * 1995-02-24 1997-10-07 Avery Dennison Corporation Die coater and method for applying material to webs of different widths
US5675319A (en) * 1996-04-26 1997-10-07 David Sarnoff Research Center, Inc. Tamper detection device
US5861662A (en) * 1997-02-24 1999-01-19 General Instrument Corporation Anti-tamper bond wire shield for an integrated circuit
US5877547A (en) * 1994-11-17 1999-03-02 Schlumberger Industries Active security device including an electronic memory
US5998858A (en) * 1995-07-20 1999-12-07 Dallas Semiconductor Corporation Microcircuit with memory that is protected by both hardware and software
US20020002683A1 (en) * 2000-02-14 2002-01-03 Benson Justin H. Security module system, apparatus and process
US6396400B1 (en) * 1999-07-26 2002-05-28 Epstein, Iii Edwin A. Security system and enclosure to protect data contained therein
US6438825B1 (en) * 1995-03-28 2002-08-27 Intel Corporation Method to prevent intrusions into electronic circuitry
US20020153605A1 (en) * 2001-04-19 2002-10-24 Nai-Shung Chang Packaging structure for ball grid array
US20030009683A1 (en) * 2001-07-03 2003-01-09 Gary Schwenck Tamper-evident/tamper-resistant electronic components
US6646565B1 (en) * 2000-06-01 2003-11-11 Hewlett-Packard Development Company, L.P. Point of sale (POS) terminal security system
US20040031673A1 (en) * 2002-05-23 2004-02-19 Levy David H. Keypads and key switches
US20040120101A1 (en) * 2002-12-20 2004-06-24 Lipman Electronic Engineering Ltd. Anti-tampering enclosure for electronic circuitry
US6830182B2 (en) * 2002-04-11 2004-12-14 Cis Eletronica Industria E Comercio Ltda. Magnetic card reader
US6874092B1 (en) * 1998-10-06 2005-03-29 Ricoh Corporation Method and apparatus for erasing data after tampering
US20050081049A1 (en) * 2003-10-09 2005-04-14 Takeshi Nakayama Mobile terminal, circuit board, circuit board design aiding apparatus and method, design aiding program, and storage medium having stored therein design aiding program
US20050184870A1 (en) * 2004-02-25 2005-08-25 Dmatek, Ltd. Method and apparatus for portable transmitting devices
US20050263793A1 (en) * 2002-04-12 2005-12-01 Cornelius William P Wire bonding method and apparatus for integrated circuit
US20060049255A1 (en) * 2004-09-07 2006-03-09 Clay Von Mueller Secure magnetic stripe reader for handheld computing and method of using same
US20060049256A1 (en) * 2004-09-07 2006-03-09 Clay Von Mueller Transparently securing data for transmission on financial networks
US20060192653A1 (en) * 2005-02-18 2006-08-31 Paul Atkinson Device and method for selectively controlling the utility of an integrated circuit device
US20070018334A1 (en) * 2005-07-21 2007-01-25 Alain Peytavy Security method for data protection
US7170409B2 (en) * 2003-03-06 2007-01-30 Cypak Ab Tamper evident packaging
US20070038865A1 (en) * 2005-07-27 2007-02-15 International Business Machines Corporation Tamper-proof caps for large assembly
US20070040674A1 (en) * 2005-08-16 2007-02-22 Honeywell International, Inc. Conductive tamper switch for security devices
US20070273522A1 (en) * 2006-05-22 2007-11-29 Hiroki Dembo Semiconductor device and position detection system using semiconductor device
US20080180245A1 (en) * 2007-01-25 2008-07-31 Verifone, Inc. Anti-tamper protected enclosure
US20080251905A1 (en) * 2007-04-13 2008-10-16 Zilog, Inc. Package-on-package secure module having anti-tamper mesh in the substrate of the upper package
US20080278217A1 (en) * 2007-05-07 2008-11-13 Infineon Technologies Ag Protection for circuit boards
US20080278353A1 (en) * 2007-05-11 2008-11-13 Measurement Specialties, Inc. Tamper resistant electronic transaction assembly
US20090109633A1 (en) * 2007-05-01 2009-04-30 Yoganand Rajala Device for tracking the movement of individuals or objects
US20100072989A1 (en) * 2008-09-25 2010-03-25 Cellnet Technology, Inc. Magnetic Rotation Sensing
US20100181999A1 (en) * 2007-10-09 2010-07-22 Nds Limited Tamper-detecting electronic system

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2640781B1 (en) 1988-12-20 1992-04-10 Bull Sa DEVICE FOR PROTECTING AN ELECTRONIC CARD AND USE FOR PROTECTING A MAGNETIC AND / OR MICROPROCESSOR READING TERMINAL
GB2353399A (en) * 1999-08-20 2001-02-21 3Com Corp Testing printed or integrated circuits
JP2002108711A (en) 2000-09-29 2002-04-12 Tamura Electric Works Ltd Data processor and data processing method
CN1503099A (en) * 2002-11-26 2004-06-09 上海百利恒电器有限公司 Structure and configuration of anti-interference computer casing
WO2005086546A2 (en) 2004-03-04 2005-09-15 Lipman Electronics Engineering Limited Secure card reader

Patent Citations (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3818330A (en) * 1972-08-17 1974-06-18 Hitachi Ltd Device having a bridge circuit for detecting faults in an electric network
US4593384A (en) * 1984-12-21 1986-06-03 Ncr Corporation Security device for the secure storage of sensitive data
US5406630A (en) * 1992-05-04 1995-04-11 Motorola, Inc. Tamperproof arrangement for an integrated circuit device
US5877547A (en) * 1994-11-17 1999-03-02 Schlumberger Industries Active security device including an electronic memory
US5674319A (en) * 1995-02-24 1997-10-07 Avery Dennison Corporation Die coater and method for applying material to webs of different widths
US6438825B1 (en) * 1995-03-28 2002-08-27 Intel Corporation Method to prevent intrusions into electronic circuitry
US5627520A (en) * 1995-07-10 1997-05-06 Protell Systems International, Inc. Tamper detect monitoring device
US5998858A (en) * 1995-07-20 1999-12-07 Dallas Semiconductor Corporation Microcircuit with memory that is protected by both hardware and software
US5675319A (en) * 1996-04-26 1997-10-07 David Sarnoff Research Center, Inc. Tamper detection device
US5861662A (en) * 1997-02-24 1999-01-19 General Instrument Corporation Anti-tamper bond wire shield for an integrated circuit
US6874092B1 (en) * 1998-10-06 2005-03-29 Ricoh Corporation Method and apparatus for erasing data after tampering
US6396400B1 (en) * 1999-07-26 2002-05-28 Epstein, Iii Edwin A. Security system and enclosure to protect data contained therein
US20020002683A1 (en) * 2000-02-14 2002-01-03 Benson Justin H. Security module system, apparatus and process
US6646565B1 (en) * 2000-06-01 2003-11-11 Hewlett-Packard Development Company, L.P. Point of sale (POS) terminal security system
US6917299B2 (en) * 2000-06-01 2005-07-12 Hewlett-Packard Development Company, L.P. Point of sale (POS) terminal security system
US20020153605A1 (en) * 2001-04-19 2002-10-24 Nai-Shung Chang Packaging structure for ball grid array
US20030009683A1 (en) * 2001-07-03 2003-01-09 Gary Schwenck Tamper-evident/tamper-resistant electronic components
US6830182B2 (en) * 2002-04-11 2004-12-14 Cis Eletronica Industria E Comercio Ltda. Magnetic card reader
US20050263793A1 (en) * 2002-04-12 2005-12-01 Cornelius William P Wire bonding method and apparatus for integrated circuit
US20040031673A1 (en) * 2002-05-23 2004-02-19 Levy David H. Keypads and key switches
US20040120101A1 (en) * 2002-12-20 2004-06-24 Lipman Electronic Engineering Ltd. Anti-tampering enclosure for electronic circuitry
US6853093B2 (en) * 2002-12-20 2005-02-08 Lipman Electronic Engineering Ltd. Anti-tampering enclosure for electronic circuitry
US7170409B2 (en) * 2003-03-06 2007-01-30 Cypak Ab Tamper evident packaging
US20050081049A1 (en) * 2003-10-09 2005-04-14 Takeshi Nakayama Mobile terminal, circuit board, circuit board design aiding apparatus and method, design aiding program, and storage medium having stored therein design aiding program
US20050184870A1 (en) * 2004-02-25 2005-08-25 Dmatek, Ltd. Method and apparatus for portable transmitting devices
US20060049255A1 (en) * 2004-09-07 2006-03-09 Clay Von Mueller Secure magnetic stripe reader for handheld computing and method of using same
US20060049256A1 (en) * 2004-09-07 2006-03-09 Clay Von Mueller Transparently securing data for transmission on financial networks
US20060192653A1 (en) * 2005-02-18 2006-08-31 Paul Atkinson Device and method for selectively controlling the utility of an integrated circuit device
US20070018334A1 (en) * 2005-07-21 2007-01-25 Alain Peytavy Security method for data protection
US20070038865A1 (en) * 2005-07-27 2007-02-15 International Business Machines Corporation Tamper-proof caps for large assembly
US20070040674A1 (en) * 2005-08-16 2007-02-22 Honeywell International, Inc. Conductive tamper switch for security devices
US20070273522A1 (en) * 2006-05-22 2007-11-29 Hiroki Dembo Semiconductor device and position detection system using semiconductor device
US20080180245A1 (en) * 2007-01-25 2008-07-31 Verifone, Inc. Anti-tamper protected enclosure
US7898413B2 (en) * 2007-01-25 2011-03-01 Verifone, Inc. Anti-tamper protected enclosure
US20080251905A1 (en) * 2007-04-13 2008-10-16 Zilog, Inc. Package-on-package secure module having anti-tamper mesh in the substrate of the upper package
US20090109633A1 (en) * 2007-05-01 2009-04-30 Yoganand Rajala Device for tracking the movement of individuals or objects
US20080278217A1 (en) * 2007-05-07 2008-11-13 Infineon Technologies Ag Protection for circuit boards
US20080278353A1 (en) * 2007-05-11 2008-11-13 Measurement Specialties, Inc. Tamper resistant electronic transaction assembly
US20100181999A1 (en) * 2007-10-09 2010-07-22 Nds Limited Tamper-detecting electronic system
US20100072989A1 (en) * 2008-09-25 2010-03-25 Cellnet Technology, Inc. Magnetic Rotation Sensing

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130015972A1 (en) * 2011-07-11 2013-01-17 Verifone, Inc. Anti-tampering protection assembly
US8884757B2 (en) * 2011-07-11 2014-11-11 Verifone, Inc. Anti-tampering protection assembly
US9390601B2 (en) 2011-07-11 2016-07-12 Verifone, Inc. Anti-tampering protection assembly
US10678958B2 (en) 2015-12-28 2020-06-09 Intelligent Technologies International, Inc. Intrusion-protected memory component

Also Published As

Publication number Publication date
EP2108150A4 (en) 2013-12-11
WO2008091470A1 (en) 2008-07-31
US7898413B2 (en) 2011-03-01
CN101611382B (en) 2012-07-04
EP2108150A1 (en) 2009-10-14
US20080180245A1 (en) 2008-07-31
CN101611382A (en) 2009-12-23

Similar Documents

Publication Publication Date Title
US7898413B2 (en) Anti-tamper protected enclosure
US6686539B2 (en) Tamper-responding encapsulated enclosure having flexible protective mesh structure
US7791898B2 (en) Security apparatus
US6957345B2 (en) Tamper resistant card enclosure with improved intrusion detection circuit
US8593824B2 (en) Tamper secure circuitry especially for point of sale terminal
US7180008B2 (en) Tamper barrier for electronic device
JP5647681B2 (en) Multi-layer secure structure
EP1421549B1 (en) A pin pad
KR20130126804A (en) Coverage for detecting illegal opening for electronic device
US20070177363A1 (en) Multilayer printed circuit board having tamper detection circuitry
US10271424B2 (en) Tamper-respondent assemblies with in situ vent structure(s)
US9147089B2 (en) Flexible printed cable and information processing device
WO2007018761A2 (en) Security method for data protection
JP4836995B2 (en) Integrated circuit module
JP4181068B2 (en) Integrated circuit module
KR200480291Y1 (en) Cover device of apparatus for preventing physical probing in banking terminal
KR200478802Y1 (en) Card read module of apparatus for preventing physical probing in banking terminal

Legal Events

Date Code Title Description
AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNORS:VERIFONE, INC.;HYPERCOM CORPORATION;GLOBAL BAY MOBILE TECHNOLOGIES, INC.;REEL/FRAME:033282/0757

Effective date: 20140708

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: HYPERCOM CORPORATION, CALIFORNIA

Free format text: RELEASE (R033282F0757);ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:046864/0909

Effective date: 20180820

Owner name: VERIFONE, INC., CALIFORNIA

Free format text: RELEASE (R033282F0757);ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:046864/0909

Effective date: 20180820

Owner name: GLOBAL BAY MOBILE TECHNOLOGIES, INC., NEW JERSEY

Free format text: RELEASE (R033282F0757);ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:046864/0909

Effective date: 20180820