US20050055481A1 - Flash drive/reader with serial-port controller and flash-memory controller mastering a second ram-buffer bus parallel to a cpu bus - Google Patents
Flash drive/reader with serial-port controller and flash-memory controller mastering a second ram-buffer bus parallel to a cpu bus Download PDFInfo
- Publication number
- US20050055481A1 US20050055481A1 US10/605,140 US60514003A US2005055481A1 US 20050055481 A1 US20050055481 A1 US 20050055481A1 US 60514003 A US60514003 A US 60514003A US 2005055481 A1 US2005055481 A1 US 2005055481A1
- Authority
- US
- United States
- Prior art keywords
- flash
- bus
- buffer
- data
- serial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000872 buffer Substances 0.000 title claims abstract description 186
- 238000012546 transfer Methods 0.000 claims abstract description 44
- 230000002093 peripheral effect Effects 0.000 claims description 16
- 238000012545 processing Methods 0.000 claims description 3
- 230000003068 static effect Effects 0.000 claims description 2
- 230000008878 coupling Effects 0.000 claims 4
- 238000010168 coupling process Methods 0.000 claims 4
- 238000005859 coupling reaction Methods 0.000 claims 4
- 230000004044 response Effects 0.000 claims 1
- 230000003139 buffering effect Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012464 large buffer Substances 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/102—External programming circuits, e.g. EPROM programmers; In-circuit programming or reprogramming; EPROM emulators
Definitions
- This invention relates to flash-memory drives/readers, and more particularly to parallel bus architectures to improve transfer speed.
- Flash memory is widely used as a storage medium for a variety of applications. Flash memory uses electrically-erasable programmable read-only memory (EEPROM) as the non-volatile storage.
- EEPROM electrically-erasable programmable read-only memory
- flash-memory cards can store digital pictures and video from a digital camera and transfer these pictures to a personal computer (PC). The flash-memory card is removed from the digital camera and inserted into a flash-memory reader attached to (or part of) the PC to transfer the pictures.
- PC personal computer
- PDA's personal digital assistant
- music players, and other devices may also use flash-memory cards in a similar way.
- a flash-card reader may be a stand-alone device that attaches to the PC using a Universal-Serial-Bus (USB), IEEE 1394, Integrated Device Electronics (IDE), serial AT-attachment (SATA), or other interface. See for example “FlashToaster for Reading Several Types of Flash-Memory Cards With or Without a PC”, U.S. Pat. No. 6,483,638, and its children.
- USB Universal-Serial-Bus
- IDE Integrated Device Electronics
- SATA serial AT-attachment
- USB is a popular interface. Data transfer rates up to 480 Mbps are supported. Unfortunately, flash-memory readers often operate woefully below the ideal transfer rate. For example, current readers may transfer data at a rate of only 7 MB/sec (56 Mbps). The slower transfer rate is undesirable, not just from a speed viewpoint, but because the slower speed can occupy more of the PC's resources for a longer time, reducing the PC's perceived performance. External flash drives that contain permanent flash memory rather than having slots for removable flash-memory cards may also connect to a PC through the USB interface.
- FIG. 1 shows a prior-art flash drive.
- Flash-memory controller 20 reads or writes flash memory 8 that is a permanent or removable part of flash drive controller device 61 .
- CPU 10 executes routines stored in ROM 12 that include routines to send commands to flash-memory controller 20 to read and write the flash memory.
- CPU 10 also controls serial engine 22 , which transfers data serially over USB link 18 .
- CPU 10 may use scratch-pad RAM 14 to store parameters, execution states, or small amounts of data being reformatted during a transfer, but large amounts of the flash data being transferred is not normally stored in scratch-pad RAM 14 .
- Data is normally transferred word-by-word directly from flash-memory controller 20 to CPU 10 and then to serial engine 22 without storage in scratch-pad RAM 14 .
- New data words over-write any pervious data words, allowing scratch-pad RAM 14 to have a small capacity.
- Bus 16 is a CPU-controlled bus. Master port 15 on CPU 10 acts as a bus master, controlling data transfer to and from one of slave ports 11 , 17 , 21 , 23 on ROM 12 , scratch-pad RAM 14 , flash-memory controller 20 , and serial engine 22 , respectively.
- FIG. 2 shows a prior-art flash-card reader.
- Flash-card controllers 24 , 26 read or write flash memory on flash cards inserted into slots A, B of flash-card reader controller device 63 .
- CPU 10 executes routines stored in ROM 12 that include routines to send commands to flash-card controllers 24 , 26 to read and write the flash memory.
- CPU 10 also controls serial engine 22 , which transfers data serially over USB link 18 .
- Bus 16 is often 8-bits (byte), but can be wider, and multiples of bus 16 , such as 4 , 8 , or more burst transfers can occur.
- Bus 16 is a CPU-controlled bus. Master port 15 on CPU 10 acts as a bus master, controlling data transfer to and from one of slave ports 11 , 17 , 23 , 25 , 27 on ROM 12 , scratch-pad RAM 14 , serial engine 22 , and flash-card controllers 24 , 26 , respectively.
- FIG. 3 shows a prior art PC with a USB interface.
- the flash drive/reader of FIGS. 1, 2 can be connected to USB link 128 of the PC in FIG. 3 .
- CPU 104 executes programs for the user or operating system, using code in ROM 106 or in synchronous dynamic-random-access memory (SDRAM) 102 .
- SDRAM synchronous dynamic-random-access memory
- CPU 104 uses master port 105 to access SDRAM 102 through north bridge 108 , which is an interface chip.
- CPU 104 When transferring data such as a music file over USB link 128 to a flash card in an external reader, CPU 104 writes a data structure (from the music file, for example) in SDRAM 102 . Then CPU 104 sends commands to USB host controller 122 .
- CPU 104 uses its master port 105 to send the commands through north bridge 108 over Peripheral Component Interconnect (PCI) bus 120 to USB host controller 122 .
- PCI Peripheral Component Interconnect
- Master-slave port 123 on USB host controller 122 acts as a slave to receive these commands.
- USB host controller 122 Once the commands are received by USB host controller 122 , master-slave port 123 acts as a master of PCI bus 120 .
- USB host controller 122 goes over PCI bus 120 and through north bridge 108 to read the data structure in SDRAM 102 that was earlier written by CPU 104 .
- the data read from SDRAM 102 is then transmitted serially over USB link 128 by USB host controller 122 .
- the serial engine on the external flash device can then accept the serial data and write the flash memory.
- FIG. 1 shows a prior-art flash drive.
- FIG. 2 shows a prior-art flash-card reader.
- FIG. 3 shows a prior art PC with a USB interface.
- FIG. 4 shows a flash drive with a flash-serial buffer bus in parallel with the CPU bus.
- FIG. 5 shows a flash card reader with a flash-serial buffer bus in parallel with the CPU bus.
- FIG. 6 shows a flash drive with external and internal RAM buffers.
- FIG. 7 shows a flash-card reader with external and internal RAM buffers.
- FIG. 8 shows a host PC with improved USB buffering.
- FIGS. 9A , B show flash-data buffers in the RAM buffer.
- the present invention relates to an improvement in flash drive/reader bus architectures.
- the following description is presented to enable one of ordinary skill in the art to make and use the invention as provided in the context of a particular application and its requirements.
- Various modifications to the preferred embodiment will be apparent to those with skill in the art, and the general principles defined herein may be applied to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.
- the inventors realize that buffering can improve data throughput. In particular, buffering of the data during the transfer between the flash-memory controller and the serial engine can improve throughput.
- the inventors also realize that a second data bus can further accelerate data transfers when the CPU does not use this second data bus.
- FIG. 4 shows a flash drive with a flash-serial buffer bus in parallel with the CPU bus.
- CPU bus 38 inside flash drive controller chip 65 allows CPU 10 to access instructions in ROM 12 , using master port 15 and slave port 11 .
- Master port 15 can also allow CPU 10 to write commands to flash-memory controller 30 through its slave port 31 , or to serial engine 32 through its slave port 35 connected to CPU bus 38 .
- flash-serial buffer bus 40 is used. Data from flash memory 36 is transferred by flash-memory controller 30 using its master port 44 to control flash-serial buffer bus 40 . Data is sent over bus 40 to slave port 42 of RAM buffer 34 .
- RAM buffer 34 is large enough to store several larger blocks of flash data.
- CPU 10 can access RAM buffer 34 over CPU bus 38 using slave port 37 .
- CPU 10 can use a portion of RAM buffer 34 as a scratch-pad memory for processing parameters, but CPU 10 can also read, modify, and/or write back flash data in RAM buffer 34 .
- serial engine 32 can read the flash data and serially transmit the flash data over USB link 18 , uploading the data to a PC or other device.
- Serial engine 32 uses its master port 46 to read the flash data in RAM buffer 34 using slave port 42 .
- Serial engine 32 and flash-memory controller 30 each act as bus masters of flash-serial buffer bus 40 when transferring data.
- CPU 10 can continue to control and use CPU bus 38 , acting as the only master of CPU bus 38 .
- Data transfers between flash-memory controller 30 and serial engine 32 do not have to pass through CPU 10 or use CPU bus 38 , freeing CPU for other tasks such as system monitoring. Data transfer rates are not slowed by passage through CPU 10 , which often has to fetch instructions from ROM 12 , adding to processing overhead and delay.
- Flash-serial buffer bus 40 is a multi-master bus in this embodiment. Serial engine 32 and flash-memory controller 30 share control of bus 40 .
- CPU 10 continues to control CPU bus 38 .
- Bus 40 is partially in parallel to CPU bus 38 , but does not connect to CPU 10 or to ROM 12 as does CPU bus 38 .
- Bus 40 can have address and control signals as well as data signals, as can CPU bus 38 .
- Bus 40 is a flash-serial buffer bus since it connects flash-memory controller 30 to serial engine 32 through RAM buffer 34 .
- RAM buffer 34 , flash-memory controller 30 , and serial engine 32 each have two ports, one for each of buses 38 , 40 , concurrent accesses can occur.
- CPU 10 can send commands or read status registers in serial engine 32 using slave port 35 on CPU bus 38
- flash-memory controller 30 writes flash data to RAM buffer 34 using flash-serial buffer bus 40 .
- Data transfer is not halted or paused by CPU 10 accessing registers in serial engine 32 .
- CPU 10 could even send commands or read status registers in flash-memory controller 30 using slave port 31 on CPU bus 38 while flash-memory controller 30 is transferring flash data to RAM buffer 34 using master port 44 and flash-serial buffer bus 40 .
- RAM buffer 34 When both CPU 10 and flash-memory controller 30 or serial engine 32 desire to access RAM buffer 34 at the same time, arbitration can be performed by RAM buffer 34 or other control logic. Slave ports 37 , 42 can allow access by the two masters to occur one after another with minimal delay, since control of buses 38 , 40 does not change. Arbitration is needed for memory access.
- FIG. 5 shows a flash card reader with a flash-serial buffer bus in parallel with the CPU bus.
- One or more flash-card controllers 50 , 54 connect to both CPU bus 38 and to flash-serial buffer bus 40 .
- flash-card controller 50 can transfer data
- flash-card controller 54 can transfer data.
- CPU 10 sends commands over CPU bus 38 to flash-card controllers 50 , 54 using their slave ports 51 , 55 and CPU master port 15 .
- Both flash-card controllers 50 , 54 connect to flash-serial buffer bus 40 using master ports. Master port 52 on flash-card controller 50 and read or write data from RAM buffer 34 using its slave port 42 , while master port 56 on flash-card controller 54 allows it access of RAM buffer 34 using the same slave port 42 .
- Other flash-card controllers may also be present and connect to flash-serial buffer bus 40 in a similar way.
- CPU 10 uses CPU bus 38 to command serial engine 32 to transfer the serial data from USB link 18 to RAM buffer 34 .
- Serial engine 32 uses its master port 46 to control bus 40 , sending the data to slave port 42 of RAM buffer 34 .
- CPU 10 again uses CPU bus 38 and slave port 55 to command flash-card controller 54 to read the data from RAM buffer 34 .
- flash-card controller 54 reads the data from RAM buffer 34 through slave port 42 and flash-serial buffer bus 40 . Data could also be transferred in the opposite direction, or using the other flash-card controller 50 .
- FIG. 6 shows a flash drive with external and internal RAM buffers.
- Most of the components of the flash drive could be integrated onto a single integrated circuit (IC) chip 68 .
- Flash memory 36 is usually external to chip 68 .
- the size of RAM buffer 34 is limited in this embodiment by physical size or cost limitations of chip 68 .
- External RAM buffer 60 is provided off chip 68 when larger buffer sizes are desired.
- Interface logic 64 allows either CPU bus 38 or flash-serial buffer bus 40 to access external RAM buffer through its slave port. When masters on both CPU bus 38 and flash-serial buffer bus 40 attempt to access external RAM buffer 60 at the same time, arbitration can be performed by interface logic 64 or by other logic.
- Flash-memory controller 30 can use its master port 44 and slave port 42 to access RAM buffer 34 for smaller buffers. However, when larger blocks of data are stored, the overflow data is stored in external RAM buffer 60 . Flash-memory controller 30 can use its master port 44 to access external RAM buffer 60 through flash-serial buffer bus 40 and interface logic 64 . Thus either internal RAM buffer 34 or external RAM buffer 60 can be accessed through flash-serial buffer bus 40 .
- FIG. 7 shows a flash reader with external and internal RAM buffers. Flash-card controllers 50 , 54 can access external RAM buffer 60 through their master ports 52 , 56 , over flash-serial buffer bus 40 and interface logic 64 .
- serial engine 32 can use its master port 46 to access either slave port 42 of internal RAM buffer 34 , or external RAM buffer 60 through interface logic 64 .
- Other functional blocks may be integrated onto chip 68 besides flash-card controllers 50 , 54 and may connect to CPU bus 38 or flash-serial buffer bus 40 .
- FIG. 8 shows a host PC with improved USB buffering.
- Static random-access memory (SRAM) buffer 142 can be added to store data for transfer over USB host controller 140 .
- CPU 104 executes instructions from ROM 106 or from SDRAM 102 through north bridge 108 .
- CPU 10 can write this data into SRAM buffer 142 through north bridge 108 using its master port 105 .
- a large amount of data can be prepared by CPU 10 and stored in SRAM buffer 142 .
- CPU 104 sends a command to USB host controller 140 to begin transfer.
- USB host controller 140 uses its master-slave port 143 as a master to read the data from SRAM buffer 142 through north bridge 108 .
- USB link 128 Data transfer over USB link 128 can be at a high speed since the dedicated, fast SRAM buffer 142 is accessed rather than slower, shared SDRAM 102 .
- SRAM buffer 142 can be combined with north bridge 108 to be in the same chip or it can be a separate chip and can connect directly to north bridge 108 rather than through slower PCI bus 120 .
- FIGS. 9A , B show flash-data buffers in the RAM buffer. FIFO buffers can be used for read and write data.
- FIG. 9A shows write buffer 160 that stores data to be written into a flash memory. Starting and ending locations of write buffer 160 in the RAM buffer can be indicated by start location ST_WB and end location END_WB. The current location for the serial engine to write the next word or block of flash data is pointed to by pointer W_WB_PTR, while the next location for the flash controller to read from is indicated by R_WB_PTR. These pointers are advanced when data is read or written. The pointers can wrap around at the end of write buffer 160 . When the write pointer reaches the read pointer the buffer is full and can accept no more data. When the read pointer reaches the write pointer the buffer is empty. Active write-buffer data 162 is the valid data between the two pointers.
- FIG. 9B shows read buffer 170 that stores data read from a flash memory.
- Starting and ending locations of read buffer 170 in the RAM buffer can be indicated by start location ST_RB and end location END_RB.
- the current location for the flash controller to write the next word or block of flash data is pointed to by pointer W_RB_PTR, while the next location for the serial engine to read from is indicated by R_RB_PTR.
- W_RB_PTR pointer
- R_RB_PTR next location for the serial engine to read from
- These pointers are advanced whenever data is written or read.
- the pointers can wrap around at the end of read buffer 170 . When the write pointer reaches the read pointer the buffer is full and can accept no more data. When the read pointer reaches the write pointer the buffer is empty.
- Active read-buffer data 172 is the valid data between the two pointers.
- Hardware comparators or other logic can be used to detect full and empty conditions.
- the CPU can write the starting and ending locations, allowing the CPU to adjust memory allocations for read and write buffers. Blocks or pages of flash memory can be stored in a variety of arrangements.
- Prefetching of flash data may be performed by flash-memory controller 30 ( FIGS. 4, 6 ) or by flash-card controllers 50 , 54 ( FIGS. 5, 7 ) writing additional pages of flash data to the RAM buffer.
- m blocks of flash data may be pre-fetched, where m can be a programmable number of pages to pre-fetch ahead of the current page being read.
- serial engine 32 When a read request comes in over USB link 18 to serial engine 32 , serial engine 32 first checks a catalog of prefetched flash blocks or pages already stored in RAM buffer 34 . When the required data is already present in RAM buffer 34 , then serial engine 32 can read this data directly from RAM buffer 34 and can transmit the data over USB link 18 at a higher rate, up to the maximum rate of 480 bps. The read-buffer FIFO's read pointer R_RB_PTR is changed to the location of the desired data in the read buffer in the RAM buffer. The desired data can then be read from the RAM buffer without the delay of reading the flash memory.
- the flash controller can then pre-fetch another m pages from the new current location.
- the write pointer is set to the end of the page being read, or to the end of the block of pre-fetched data that includes the page being read by the serial engine. Then the flash controller reads up to an additional m pages of flash data past the current page and writes them to the RAM buffer, advancing the read-buffer FIFO's write pointer W_RB_PTR.
- pre-fetching is performed into the FIFO read buffer.
- serial engine 32 can send an interrupt to CPU 10 .
- CPU 10 then sends a command to flash-memory controller 30 or to one of flash-card controllers 50 , 54 to read the required data from flash memory and store it in RAM buffer 34 .
- CPU 10 can modify the flash data in RAM buffer 34 if needed.
- serial engine 32 can resume transferring the data over USB link 18 .
- the transfer rate over USB link 18 is less than the maximum.
- reader has been used with reference to various flash devices, both reading and writing of the flash memory can usually be performed by the “readers” or flash drives. Data may be buffered again by the flash-memory controller, pipelines in the CPU, or at other locations besides the RAM buffer. The flash memory chips themselves may internally buffer data being written in or read out.
- RAM buffer 34 could be performed between the serial engine and the flash-memory controller or flash-card controllers when only the serial engine is the bus master and a large buffer exists in serial engine or in one of the flash controllers.
- RAM buffer 34 could have one internal port and two external slave ports, or could have external logic to combine the two slave ports to access one port on RAM chips.
- a full dual-port RAM could also be used.
- Buses can have address and control signals as well as data signals. Data and address could be time-multiplexed to use the same physical metal traces, or could have dedicated wiring lines. Master and slave ports can be interfaces that include data, address, and control signals. Often the master generates the address and many control signals, but the slave generates reply control signals such as READY. The slave supplies data on reads but accepts data on writes. Timing is mainly controlled by the master, but the slave can sometimes adjust timing, such as by delaying a READY or other handshake signal, or by terminating an access early.
- two flash-serial buffer buses could be used, allowing both the serial engine and the flash-memory controller or flash-card controller to transfer data concurrently. Buses that connect to only a subset of the controllers or to the serial engine could be used when many buses are used.
- One bus could be dedicated to transfers between the serial engine and the RAM buffer 34 , while another bus is for transfers between the RAM buffer and the flash-memory controller.
- Additional RAM buffers could be added, or the RAM buffer could be partitioned to allow simultaneous access without arbitration delays of different memory partitions.
- the flash data can be stored out of sequence.
- a catalog or index can be used to locate the desired pages, or other address re-mapping or translation logic may be used.
- the CPU can perform high-level protocols and more complex operations for serial engine 32 , flash-memory controller, or flash-card controllers 50 , 54 . This can allows for a reduced complexity for the controllers since complex functions can be programmably executed by CPU 10 .
- the serial engine can use a USB link, or can use other links, such as IEEE 1394, ATA, SATA, IDE, PCI Express, mini-PCI Express, infrared, Bluetooth, RF, etc.
Abstract
Description
- This invention relates to flash-memory drives/readers, and more particularly to parallel bus architectures to improve transfer speed.
- Flash memory is widely used as a storage medium for a variety of applications. Flash memory uses electrically-erasable programmable read-only memory (EEPROM) as the non-volatile storage. For example, flash-memory cards can store digital pictures and video from a digital camera and transfer these pictures to a personal computer (PC). The flash-memory card is removed from the digital camera and inserted into a flash-memory reader attached to (or part of) the PC to transfer the pictures. Personal digital assistant (PDA's), music players, and other devices may also use flash-memory cards in a similar way.
- A flash-card reader may be a stand-alone device that attaches to the PC using a Universal-Serial-Bus (USB), IEEE 1394, Integrated Device Electronics (IDE), serial AT-attachment (SATA), or other interface. See for example “FlashToaster for Reading Several Types of Flash-Memory Cards With or Without a PC”, U.S. Pat. No. 6,483,638, and its children.
- USB is a popular interface. Data transfer rates up to 480 Mbps are supported. Unfortunately, flash-memory readers often operate woefully below the ideal transfer rate. For example, current readers may transfer data at a rate of only 7 MB/sec (56 Mbps). The slower transfer rate is undesirable, not just from a speed viewpoint, but because the slower speed can occupy more of the PC's resources for a longer time, reducing the PC's perceived performance. External flash drives that contain permanent flash memory rather than having slots for removable flash-memory cards may also connect to a PC through the USB interface.
-
FIG. 1 shows a prior-art flash drive. Flash-memory controller 20 reads or writes flash memory 8 that is a permanent or removable part of flashdrive controller device 61.CPU 10 executes routines stored inROM 12 that include routines to send commands to flash-memory controller 20 to read and write the flash memory.CPU 10 also controlsserial engine 22, which transfers data serially overUSB link 18. -
CPU 10 may use scratch-pad RAM 14 to store parameters, execution states, or small amounts of data being reformatted during a transfer, but large amounts of the flash data being transferred is not normally stored in scratch-pad RAM 14. Data is normally transferred word-by-word directly from flash-memory controller 20 toCPU 10 and then toserial engine 22 without storage in scratch-pad RAM 14. New data words over-write any pervious data words, allowing scratch-pad RAM 14 to have a small capacity. - Data transfer rates are limited by
bus 16.Bus 16 is a CPU-controlled bus.Master port 15 onCPU 10 acts as a bus master, controlling data transfer to and from one ofslave ports ROM 12, scratch-pad RAM 14, flash-memory controller 20, andserial engine 22, respectively. -
FIG. 2 shows a prior-art flash-card reader. Flash-card controllers reader controller device 63.CPU 10 executes routines stored inROM 12 that include routines to send commands to flash-card controllers CPU 10 also controlsserial engine 22, which transfers data serially overUSB link 18. - Data is normally transferred byte-by-byte directly from flash-
card controllers CPU 10 and then toserial engine 22 without storage in scratch-pad RAM 14. New data bytes over-write any pervious data bytes, allowing scratch-pad RAM 14 to have a small capacity. The width ofbus 16 is often 8-bits (byte), but can be wider, and multiples ofbus 16, such as 4, 8, or more burst transfers can occur. - Data transfer rates are limited by
bus 16.Bus 16 is a CPU-controlled bus.Master port 15 onCPU 10 acts as a bus master, controlling data transfer to and from one ofslave ports ROM 12, scratch-pad RAM 14,serial engine 22, and flash-card controllers -
FIG. 3 shows a prior art PC with a USB interface. The flash drive/reader ofFIGS. 1, 2 can be connected toUSB link 128 of the PC inFIG. 3 .CPU 104 executes programs for the user or operating system, using code inROM 106 or in synchronous dynamic-random-access memory (SDRAM) 102.CPU 104 usesmaster port 105 to access SDRAM 102 throughnorth bridge 108, which is an interface chip. - When transferring data such as a music file over
USB link 128 to a flash card in an external reader,CPU 104 writes a data structure (from the music file, for example) in SDRAM 102. ThenCPU 104 sends commands toUSB host controller 122. CPU 104 uses itsmaster port 105 to send the commands throughnorth bridge 108 over Peripheral Component Interconnect (PCI)bus 120 toUSB host controller 122. Master-slave port 123 onUSB host controller 122 acts as a slave to receive these commands. - Once the commands are received by
USB host controller 122, master-slave port 123 acts as a master ofPCI bus 120.USB host controller 122 goes overPCI bus 120 and throughnorth bridge 108 to read the data structure inSDRAM 102 that was earlier written byCPU 104. The data read from SDRAM 102 is then transmitted serially overUSB link 128 byUSB host controller 122. The serial engine on the external flash device can then accept the serial data and write the flash memory. - While such flash readers are useful and popular, the data transfer rates are limited by the bus architectures employed by the flash reader devices. More advanced bus structures are desirable to increase the data transfer rates. Higher transfer rates within a flash-memory drive or flash-card reader are desirable. Internal transfer rates that better match the USB transfer rates are desired.
-
FIG. 1 shows a prior-art flash drive. -
FIG. 2 shows a prior-art flash-card reader. -
FIG. 3 shows a prior art PC with a USB interface. -
FIG. 4 shows a flash drive with a flash-serial buffer bus in parallel with the CPU bus. -
FIG. 5 shows a flash card reader with a flash-serial buffer bus in parallel with the CPU bus. -
FIG. 6 shows a flash drive with external and internal RAM buffers. -
FIG. 7 shows a flash-card reader with external and internal RAM buffers. -
FIG. 8 shows a host PC with improved USB buffering. -
FIGS. 9A , B show flash-data buffers in the RAM buffer. - The present invention relates to an improvement in flash drive/reader bus architectures. The following description is presented to enable one of ordinary skill in the art to make and use the invention as provided in the context of a particular application and its requirements. Various modifications to the preferred embodiment will be apparent to those with skill in the art, and the general principles defined herein may be applied to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.
- The inventors realize that buffering can improve data throughput. In particular, buffering of the data during the transfer between the flash-memory controller and the serial engine can improve throughput. The inventors also realize that a second data bus can further accelerate data transfers when the CPU does not use this second data bus.
-
FIG. 4 shows a flash drive with a flash-serial buffer bus in parallel with the CPU bus.CPU bus 38 inside flashdrive controller chip 65 allowsCPU 10 to access instructions inROM 12, usingmaster port 15 andslave port 11.Master port 15 can also allowCPU 10 to write commands to flash-memory controller 30 through itsslave port 31, or toserial engine 32 through itsslave port 35 connected toCPU bus 38. - Once
CPU 10 programs flash-memory controller 30 orserial engine 32, data transfers can take place without usingCPU bus 38. Instead, flash-serial buffer bus 40 is used. Data fromflash memory 36 is transferred by flash-memory controller 30 using itsmaster port 44 to control flash-serial buffer bus 40. Data is sent overbus 40 toslave port 42 ofRAM buffer 34. -
RAM buffer 34 is large enough to store several larger blocks of flash data.CPU 10 can accessRAM buffer 34 overCPU bus 38 usingslave port 37.CPU 10 can use a portion ofRAM buffer 34 as a scratch-pad memory for processing parameters, butCPU 10 can also read, modify, and/or write back flash data inRAM buffer 34. - Once one or more blocks of flash data have been written into
RAM buffer 34 by flash-memory controller 30,serial engine 32 can read the flash data and serially transmit the flash data overUSB link 18, uploading the data to a PC or other device.Serial engine 32 uses itsmaster port 46 to read the flash data inRAM buffer 34 usingslave port 42. -
Serial engine 32 and flash-memory controller 30 each act as bus masters of flash-serial buffer bus 40 when transferring data.CPU 10 can continue to control and useCPU bus 38, acting as the only master ofCPU bus 38. Data transfers between flash-memory controller 30 andserial engine 32 do not have to pass throughCPU 10 or useCPU bus 38, freeing CPU for other tasks such as system monitoring. Data transfer rates are not slowed by passage throughCPU 10, which often has to fetch instructions fromROM 12, adding to processing overhead and delay. - Flash-
serial buffer bus 40 is a multi-master bus in this embodiment.Serial engine 32 and flash-memory controller 30 share control ofbus 40.CPU 10 continues to controlCPU bus 38.Bus 40 is partially in parallel toCPU bus 38, but does not connect toCPU 10 or toROM 12 as doesCPU bus 38.Bus 40 can have address and control signals as well as data signals, ascan CPU bus 38.Bus 40 is a flash-serial buffer bus since it connects flash-memory controller 30 toserial engine 32 throughRAM buffer 34. - Since
RAM buffer 34, flash-memory controller 30, andserial engine 32 each have two ports, one for each ofbuses CPU 10 can send commands or read status registers inserial engine 32 usingslave port 35 onCPU bus 38, while flash-memory controller 30 writes flash data to RAMbuffer 34 using flash-serial buffer bus 40. Data transfer is not halted or paused byCPU 10 accessing registers inserial engine 32.CPU 10 could even send commands or read status registers in flash-memory controller 30 usingslave port 31 onCPU bus 38 while flash-memory controller 30 is transferring flash data to RAMbuffer 34 usingmaster port 44 and flash-serial buffer bus 40. - When both
CPU 10 and flash-memory controller 30 orserial engine 32 desire to accessRAM buffer 34 at the same time, arbitration can be performed byRAM buffer 34 or other control logic.Slave ports buses -
FIG. 5 shows a flash card reader with a flash-serial buffer bus in parallel with the CPU bus. One or more flash-card controllers CPU bus 38 and to flash-serial buffer bus 40. When a flash-memory card is inserted into slot A offlash reader 67, flash-card controller 50 can transfer data, while when a flash-memory card is inserted into slot B, flash-card controller 54 can transfer data.CPU 10 sends commands overCPU bus 38 to flash-card controllers slave ports CPU master port 15. - Both flash-
card controllers serial buffer bus 40 using master ports.Master port 52 on flash-card controller 50 and read or write data fromRAM buffer 34 using itsslave port 42, whilemaster port 56 on flash-card controller 54 allows it access ofRAM buffer 34 using thesame slave port 42. Other flash-card controllers may also be present and connect to flash-serial buffer bus 40 in a similar way. - When data is to be transferred from the host PC or other device to the flash card in slot B,
CPU 10 usesCPU bus 38 to commandserial engine 32 to transfer the serial data fromUSB link 18 toRAM buffer 34.Serial engine 32 uses itsmaster port 46 to controlbus 40, sending the data toslave port 42 ofRAM buffer 34. Once one or more data blocks of the serial data have been written intoRAM buffer 34,CPU 10 again usesCPU bus 38 andslave port 55 to command flash-card controller 54 to read the data fromRAM buffer 34. Using it masterport 56, flash-card controller 54 reads the data fromRAM buffer 34 throughslave port 42 and flash-serial buffer bus 40. Data could also be transferred in the opposite direction, or using the other flash-card controller 50. -
FIG. 6 shows a flash drive with external and internal RAM buffers. Most of the components of the flash drive could be integrated onto a single integrated circuit (IC)chip 68.Flash memory 36 is usually external tochip 68. However, the size ofRAM buffer 34 is limited in this embodiment by physical size or cost limitations ofchip 68.External RAM buffer 60 is provided offchip 68 when larger buffer sizes are desired.Interface logic 64 allows eitherCPU bus 38 or flash-serial buffer bus 40 to access external RAM buffer through its slave port. When masters on bothCPU bus 38 and flash-serial buffer bus 40 attempt to accessexternal RAM buffer 60 at the same time, arbitration can be performed byinterface logic 64 or by other logic. - Flash-
memory controller 30 can use itsmaster port 44 andslave port 42 to accessRAM buffer 34 for smaller buffers. However, when larger blocks of data are stored, the overflow data is stored inexternal RAM buffer 60. Flash-memory controller 30 can use itsmaster port 44 to accessexternal RAM buffer 60 through flash-serial buffer bus 40 andinterface logic 64. Thus eitherinternal RAM buffer 34 orexternal RAM buffer 60 can be accessed through flash-serial buffer bus 40. -
FIG. 7 shows a flash reader with external and internal RAM buffers. Flash-card controllers external RAM buffer 60 through theirmaster ports serial buffer bus 40 andinterface logic 64. - Likewise,
serial engine 32 can use itsmaster port 46 to access eitherslave port 42 ofinternal RAM buffer 34, orexternal RAM buffer 60 throughinterface logic 64. Other functional blocks may be integrated ontochip 68 besides flash-card controllers CPU bus 38 or flash-serial buffer bus 40. -
FIG. 8 shows a host PC with improved USB buffering. Static random-access memory (SRAM)buffer 142 can be added to store data for transfer overUSB host controller 140.CPU 104 executes instructions fromROM 106 or fromSDRAM 102 throughnorth bridge 108. When preparing data for writing into a flash memory,CPU 10 can write this data intoSRAM buffer 142 throughnorth bridge 108 using itsmaster port 105. A large amount of data can be prepared byCPU 10 and stored inSRAM buffer 142. ThenCPU 104 sends a command toUSB host controller 140 to begin transfer.USB host controller 140 uses its master-slave port 143 as a master to read the data fromSRAM buffer 142 throughnorth bridge 108. Data transfer overUSB link 128 can be at a high speed since the dedicated,fast SRAM buffer 142 is accessed rather than slower, sharedSDRAM 102.SRAM buffer 142 can be combined withnorth bridge 108 to be in the same chip or it can be a separate chip and can connect directly tonorth bridge 108 rather than throughslower PCI bus 120. -
FIGS. 9A , B show flash-data buffers in the RAM buffer. FIFO buffers can be used for read and write data.FIG. 9A showswrite buffer 160 that stores data to be written into a flash memory. Starting and ending locations ofwrite buffer 160 in the RAM buffer can be indicated by start location ST_WB and end location END_WB. The current location for the serial engine to write the next word or block of flash data is pointed to by pointer W_WB_PTR, while the next location for the flash controller to read from is indicated by R_WB_PTR. These pointers are advanced when data is read or written. The pointers can wrap around at the end ofwrite buffer 160. When the write pointer reaches the read pointer the buffer is full and can accept no more data. When the read pointer reaches the write pointer the buffer is empty. Active write-buffer data 162 is the valid data between the two pointers. -
FIG. 9B shows readbuffer 170 that stores data read from a flash memory. Starting and ending locations ofread buffer 170 in the RAM buffer can be indicated by start location ST_RB and end location END_RB. The current location for the flash controller to write the next word or block of flash data is pointed to by pointer W_RB_PTR, while the next location for the serial engine to read from is indicated by R_RB_PTR. These pointers are advanced whenever data is written or read. The pointers can wrap around at the end ofread buffer 170. When the write pointer reaches the read pointer the buffer is full and can accept no more data. When the read pointer reaches the write pointer the buffer is empty. Active read-buffer data 172 is the valid data between the two pointers. - Hardware comparators or other logic can be used to detect full and empty conditions. The CPU can write the starting and ending locations, allowing the CPU to adjust memory allocations for read and write buffers. Blocks or pages of flash memory can be stored in a variety of arrangements.
- Prefetching of flash data may be performed by flash-memory controller 30 (
FIGS. 4, 6 ) or by flash-card controllers 50, 54 (FIGS. 5, 7 ) writing additional pages of flash data to the RAM buffer. For example, m blocks of flash data may be pre-fetched, where m can be a programmable number of pages to pre-fetch ahead of the current page being read. - When a read request comes in over
USB link 18 toserial engine 32,serial engine 32 first checks a catalog of prefetched flash blocks or pages already stored inRAM buffer 34. When the required data is already present inRAM buffer 34, thenserial engine 32 can read this data directly fromRAM buffer 34 and can transmit the data overUSB link 18 at a higher rate, up to the maximum rate of 480 bps. The read-buffer FIFO's read pointer R_RB_PTR is changed to the location of the desired data in the read buffer in the RAM buffer. The desired data can then be read from the RAM buffer without the delay of reading the flash memory. - The flash controller can then pre-fetch another m pages from the new current location. The write pointer is set to the end of the page being read, or to the end of the block of pre-fetched data that includes the page being read by the serial engine. Then the flash controller reads up to an additional m pages of flash data past the current page and writes them to the RAM buffer, advancing the read-buffer FIFO's write pointer W_RB_PTR.
- Thus pre-fetching is performed into the FIFO read buffer.
- When the serial engine causes the read pointer to move past old pre-fetched data, the old data is discarded. Various pre-fetching lengths m and algorithms can be used to try to improve performance.
- When the required data is not present in
RAM buffer 34, thenserial engine 32 can send an interrupt toCPU 10.CPU 10 then sends a command to flash-memory controller 30 or to one of flash-card controllers RAM buffer 34.CPU 10 can modify the flash data inRAM buffer 34 if needed. Once the flash data has been written toRAM buffer 34, thenserial engine 32 can resume transferring the data overUSB link 18. When the required data is not present inRAM buffer 34, then the transfer rate overUSB link 18 is less than the maximum. - Several other embodiments are contemplated by the inventors. While the term “reader” has been used with reference to various flash devices, both reading and writing of the flash memory can usually be performed by the “readers” or flash drives. Data may be buffered again by the flash-memory controller, pipelines in the CPU, or at other locations besides the RAM buffer. The flash memory chips themselves may internally buffer data being written in or read out.
- Various alternative mastering schemes could be used. Direct transfers bypassing
RAM buffer 34 could be performed between the serial engine and the flash-memory controller or flash-card controllers when only the serial engine is the bus master and a large buffer exists in serial engine or in one of the flash controllers.RAM buffer 34 could have one internal port and two external slave ports, or could have external logic to combine the two slave ports to access one port on RAM chips. A full dual-port RAM could also be used. - Buses can have address and control signals as well as data signals. Data and address could be time-multiplexed to use the same physical metal traces, or could have dedicated wiring lines. Master and slave ports can be interfaces that include data, address, and control signals. Often the master generates the address and many control signals, but the slave generates reply control signals such as READY. The slave supplies data on reads but accepts data on writes. Timing is mainly controlled by the master, but the slave can sometimes adjust timing, such as by delaying a READY or other handshake signal, or by terminating an access early.
- Rather than just two buses, three or more buses may be used in parallel. For example, two flash-serial buffer buses could be used, allowing both the serial engine and the flash-memory controller or flash-card controller to transfer data concurrently. Buses that connect to only a subset of the controllers or to the serial engine could be used when many buses are used. One bus could be dedicated to transfers between the serial engine and the
RAM buffer 34, while another bus is for transfers between the RAM buffer and the flash-memory controller. Additional RAM buffers could be added, or the RAM buffer could be partitioned to allow simultaneous access without arbitration delays of different memory partitions. Rather than use FIFO buffers, the flash data can be stored out of sequence. A catalog or index can be used to locate the desired pages, or other address re-mapping or translation logic may be used. - The CPU can perform high-level protocols and more complex operations for
serial engine 32, flash-memory controller, or flash-card controllers CPU 10. The serial engine can use a USB link, or can use other links, such as IEEE 1394, ATA, SATA, IDE, PCI Express, mini-PCI Express, infrared, Bluetooth, RF, etc. - The abstract of the disclosure is provided to comply with the rules requiring an abstract, which will allow a searcher to quickly ascertain the subject matter of the technical disclosure of any patent issued from this disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. 37 C.F.R. § 1.72(b). Any advantages and benefits described may not apply to all embodiments of the invention. When the word “means” is recited in a claim element, Applicant intends for the claim element to fall under 35 USC § 112, paragraph 6. Often a label of one or more words precedes the word “means”. The word or words preceding the word “means” is a label intended to ease referencing of claims elements and is not intended to convey a structural limitation. Such means-plus-function claims are intended to cover not only the structures described herein for performing the function and their structural equivalents, but also equivalent structures. For example, although a nail and a screw have different structures, they are equivalent structures since they both perform the function of fastening. Claims that do not use the word means are not intended to fall under 35 USC §112, paragraph 6. Signals are typically electronic signals, but may be optical signals such as can be carried over a fiber optic line.
- The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/605,140 US6874044B1 (en) | 2003-09-10 | 2003-09-10 | Flash drive/reader with serial-port controller and flash-memory controller mastering a second RAM-buffer bus parallel to a CPU bus |
US11/737,336 US7333364B2 (en) | 2000-01-06 | 2007-04-19 | Cell-downgrading and reference-voltage adjustment for a multi-bit-cell flash memory |
US11/742,270 US7660941B2 (en) | 2003-09-10 | 2007-04-30 | Two-level RAM lookup table for block and page allocation and wear-leveling in limited-write flash-memories |
US12/947,211 US8296467B2 (en) | 2000-01-06 | 2010-11-16 | Single-chip flash device with boot code transfer capability |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/605,140 US6874044B1 (en) | 2003-09-10 | 2003-09-10 | Flash drive/reader with serial-port controller and flash-memory controller mastering a second RAM-buffer bus parallel to a CPU bus |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/478,720 Continuation-In-Part US7257714B1 (en) | 1999-08-04 | 2000-01-06 | Electronic data storage medium with fingerprint verification capability |
US12/186,471 Continuation-In-Part US8341332B2 (en) | 2000-01-06 | 2008-08-05 | Multi-level controller with smart storage transfer manager for interleaving multiple single-chip flash memory devices |
Related Child Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/789,333 Continuation-In-Part US7318117B2 (en) | 1999-08-04 | 2004-02-26 | Managing flash memory including recycling obsolete sectors |
US10/800,228 Continuation-In-Part US7082056B2 (en) | 2000-01-06 | 2004-03-12 | Flash memory device and architecture with multi level cells |
US10/888,282 Continuation-In-Part US7941916B1 (en) | 1999-08-04 | 2004-07-08 | Manufacturing method for memory card |
US11/737,336 Continuation-In-Part US7333364B2 (en) | 1999-08-04 | 2007-04-19 | Cell-downgrading and reference-voltage adjustment for a multi-bit-cell flash memory |
US11/742,270 Continuation-In-Part US7660941B2 (en) | 1999-08-04 | 2007-04-30 | Two-level RAM lookup table for block and page allocation and wear-leveling in limited-write flash-memories |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050055481A1 true US20050055481A1 (en) | 2005-03-10 |
US6874044B1 US6874044B1 (en) | 2005-03-29 |
Family
ID=34225884
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/605,140 Expired - Fee Related US6874044B1 (en) | 2000-01-06 | 2003-09-10 | Flash drive/reader with serial-port controller and flash-memory controller mastering a second RAM-buffer bus parallel to a CPU bus |
Country Status (1)
Country | Link |
---|---|
US (1) | US6874044B1 (en) |
Cited By (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050102471A1 (en) * | 2003-11-07 | 2005-05-12 | Yu-Wei Tsai | Integrated portable storage apparatus |
US20050132117A1 (en) * | 2003-12-11 | 2005-06-16 | Hsiang-An Hsieh | [card reader, and bridge controller and data transmission method thereof] |
US20050144378A1 (en) * | 2003-12-30 | 2005-06-30 | Grover Andrew S. | Method and system to save historical hard disk performance data |
US20050247786A1 (en) * | 2004-05-10 | 2005-11-10 | Yuan-Hua Chen | Dual usage memory card connector |
US20060206653A1 (en) * | 2005-03-14 | 2006-09-14 | Phison Electronics Corp. | [virtual ide storage device with pci express] |
US20070255892A1 (en) * | 2006-04-28 | 2007-11-01 | Joern Jachalsky | Method and device for writing to a flash memory |
US20070288681A1 (en) * | 2005-03-14 | 2007-12-13 | Phison Electronics Corp. | Virtual usb card reader with pci express interface |
US20080098157A1 (en) * | 2006-10-23 | 2008-04-24 | Andrewartha J Michael | Non-volatile storage |
US7685374B2 (en) | 2007-07-26 | 2010-03-23 | Siliconsystems, Inc. | Multi-interface and multi-bus structured solid-state storage subsystem |
US9842024B1 (en) | 2013-03-15 | 2017-12-12 | Bitmicro Networks, Inc. | Flash electronic disk with RAID controller |
US9875205B1 (en) | 2013-03-15 | 2018-01-23 | Bitmicro Networks, Inc. | Network of memory systems |
US9916213B1 (en) * | 2013-03-15 | 2018-03-13 | Bitmicro Networks, Inc. | Bus arbitration with routing and failover mechanism |
US9934160B1 (en) | 2013-03-15 | 2018-04-03 | Bitmicro Llc | Bit-mapped DMA and IOC transfer with dependency table comprising plurality of index fields in the cache for DMA transfer |
US9934045B1 (en) | 2013-03-15 | 2018-04-03 | Bitmicro Networks, Inc. | Embedded system boot from a storage device |
US9952991B1 (en) | 2014-04-17 | 2018-04-24 | Bitmicro Networks, Inc. | Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation |
US9977077B1 (en) | 2013-03-14 | 2018-05-22 | Bitmicro Llc | Self-test solution for delay locked loops |
US9996419B1 (en) | 2012-05-18 | 2018-06-12 | Bitmicro Llc | Storage system with distributed ECC capability |
US10013373B1 (en) | 2013-03-15 | 2018-07-03 | Bitmicro Networks, Inc. | Multi-level message passing descriptor |
US10025736B1 (en) | 2014-04-17 | 2018-07-17 | Bitmicro Networks, Inc. | Exchange message protocol message transmission between two devices |
US10042792B1 (en) | 2014-04-17 | 2018-08-07 | Bitmicro Networks, Inc. | Method for transferring and receiving frames across PCI express bus for SSD device |
US10042799B1 (en) | 2013-03-15 | 2018-08-07 | Bitmicro, Llc | Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system |
US10055150B1 (en) | 2014-04-17 | 2018-08-21 | Bitmicro Networks, Inc. | Writing volatile scattered memory metadata to flash device |
US10078604B1 (en) | 2014-04-17 | 2018-09-18 | Bitmicro Networks, Inc. | Interrupt coalescing |
US10082966B1 (en) | 2009-09-14 | 2018-09-25 | Bitmicro Llc | Electronic storage device |
US10120586B1 (en) | 2007-11-16 | 2018-11-06 | Bitmicro, Llc | Memory transaction with reduced latency |
US10133686B2 (en) | 2009-09-07 | 2018-11-20 | Bitmicro Llc | Multilevel memory bus system |
US10149399B1 (en) | 2009-09-04 | 2018-12-04 | Bitmicro Llc | Solid state drive with improved enclosure assembly |
US10180887B1 (en) | 2011-10-05 | 2019-01-15 | Bitmicro Llc | Adaptive power cycle sequences for data recovery |
US10210084B1 (en) | 2013-03-15 | 2019-02-19 | Bitmicro Llc | Multi-leveled cache management in a hybrid storage system |
US10216685B1 (en) * | 2017-07-19 | 2019-02-26 | Agiga Tech Inc. | Memory modules with nonvolatile storage and rapid, sustained transfer rates |
US10372667B2 (en) * | 2015-06-24 | 2019-08-06 | Canon Kabushiki Kaisha | Communication apparatus and control method thereof |
US10423554B1 (en) | 2013-03-15 | 2019-09-24 | Bitmicro Networks, Inc | Bus arbitration with routing and failover mechanism |
US10430303B1 (en) * | 2013-03-15 | 2019-10-01 | Bitmicro Networks, Inc. | Bus arbitration with routing and failover mechanism |
US10489318B1 (en) | 2013-03-15 | 2019-11-26 | Bitmicro Networks, Inc. | Scatter-gather approach for parallel data transfer in a mass storage system |
US10552050B1 (en) | 2017-04-07 | 2020-02-04 | Bitmicro Llc | Multi-dimensional computer storage system |
US10658040B2 (en) | 2015-11-26 | 2020-05-19 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and storage device including nonvolatile memory device |
US10664189B2 (en) * | 2018-08-27 | 2020-05-26 | International Business Machines Corporation | Performance in synchronous data replication environments |
CN111597125A (en) * | 2020-05-09 | 2020-08-28 | 重庆大学 | Wear leveling method and system for index nodes of nonvolatile memory file system |
US11113007B2 (en) | 2019-05-13 | 2021-09-07 | Micron Technology, Inc. | Partial execution of a write command from a host system |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7021971B2 (en) | 2003-09-11 | 2006-04-04 | Super Talent Electronics, Inc. | Dual-personality extended-USB plug and receptacle with PCI-Express or Serial-At-Attachment extensions |
US7814337B2 (en) * | 2000-01-06 | 2010-10-12 | Super Talent Electronics, Inc. | Secure flash-memory card reader with host-encrypted data on a flash-controller-mastered bus parallel to a local CPU bus carrying encrypted hashed password and user ID |
US8102662B2 (en) * | 2007-07-05 | 2012-01-24 | Super Talent Electronics, Inc. | USB package with bistable sliding mechanism |
US20050114587A1 (en) * | 2003-11-22 | 2005-05-26 | Super Talent Electronics Inc. | ExpressCard with On-Card Flash Memory with Shared Flash-Control Bus but Separate Ready Lines |
US8625270B2 (en) | 1999-08-04 | 2014-01-07 | Super Talent Technology, Corp. | USB flash drive with deploying and retracting functionalities using retractable cover/cap |
US7393247B1 (en) | 2005-03-08 | 2008-07-01 | Super Talent Electronics, Inc. | Architectures for external SATA-based flash memory devices |
US7836236B2 (en) | 2004-02-12 | 2010-11-16 | Super Talent Electronics, Inc. | Extended secure-digital (SD) devices and hosts |
US6854984B1 (en) | 2003-09-11 | 2005-02-15 | Super Talent Electronics, Inc. | Slim USB connector with spring-engaging depressions, stabilizing dividers and wider end rails for flash-memory drive |
US7171526B2 (en) * | 2003-11-07 | 2007-01-30 | Freescale Semiconductor, Inc. | Memory controller useable in a data processing system |
US7284081B2 (en) * | 2004-01-27 | 2007-10-16 | Atmel Corporation | Method and system for routing data between USB ports |
US7104807B1 (en) | 2004-07-09 | 2006-09-12 | Super Talent Electronics, Inc. | Apparatus for an improved peripheral electronic interconnect device |
CN1333346C (en) * | 2004-12-24 | 2007-08-22 | 北京中星微电子有限公司 | Method for accessing files |
JP4571523B2 (en) * | 2005-03-04 | 2010-10-27 | ルネサスエレクトロニクス株式会社 | Scramble circuit, encoding apparatus, encoding method, and recording apparatus |
US20070038821A1 (en) * | 2005-08-09 | 2007-02-15 | Peay Phillip A | Hard drive with integrated micro drive file backup |
US8225022B2 (en) * | 2006-08-08 | 2012-07-17 | Dataram, Inc. | Methods for eliminating intermediate bussing and bridging requirements between a solid state memory device with PCI controller and a main system bus |
US20100169546A1 (en) * | 2006-08-15 | 2010-07-01 | Koninklijke Philips Electronics N.V. | Flash memory access circuit |
US8095699B2 (en) * | 2006-09-29 | 2012-01-10 | Mediatek Inc. | Methods and apparatus for interfacing between a host processor and a coprocessor |
US20080113525A1 (en) * | 2006-11-15 | 2008-05-15 | Sandisk Il Ltd. | Compact solid state drive and processor assembly |
US7975109B2 (en) | 2007-05-30 | 2011-07-05 | Schooner Information Technology, Inc. | System including a fine-grained memory and a less-fine-grained memory |
US7789680B2 (en) * | 2007-07-05 | 2010-09-07 | Super Talent Electronics, Inc. | USB device with connected cap |
US20090190277A1 (en) * | 2007-09-28 | 2009-07-30 | Super Talent Electronics, Inc. | ESD Protection For USB Memory Devices |
US20090157949A1 (en) * | 2007-12-18 | 2009-06-18 | Leibowitz Robert N | Address translation between a memory controller and an external memory device |
US8732386B2 (en) * | 2008-03-20 | 2014-05-20 | Sandisk Enterprise IP LLC. | Sharing data fabric for coherent-distributed caching of multi-node shared-distributed flash memory |
US8229945B2 (en) | 2008-03-20 | 2012-07-24 | Schooner Information Technology, Inc. | Scalable database management software on a cluster of nodes using a shared-distributed flash memory |
TW201005654A (en) * | 2008-07-24 | 2010-02-01 | Jmicron Technology Corp | Host controller disposed in multi-function card reader |
JP5324908B2 (en) * | 2008-08-22 | 2013-10-23 | パナソニック株式会社 | Set device having card host LSI and card host LSI |
US20100117242A1 (en) * | 2008-11-10 | 2010-05-13 | Miller Gary L | Technique for packaging multiple integrated circuits |
US8341311B1 (en) | 2008-11-18 | 2012-12-25 | Entorian Technologies, Inc | System and method for reduced latency data transfers from flash memory to host by utilizing concurrent transfers into RAM buffer memory and FIFO host interface |
KR101573791B1 (en) * | 2009-06-10 | 2015-12-02 | 삼성전자주식회사 | Method and apparatus for transferring data using Universal Serial Bus |
US9164554B2 (en) * | 2010-04-12 | 2015-10-20 | Sandisk Enterprise Ip Llc | Non-volatile solid-state storage system supporting high bandwidth and random access |
US9047351B2 (en) | 2010-04-12 | 2015-06-02 | Sandisk Enterprise Ip Llc | Cluster of processing nodes with distributed global flash memory using commodity server technology |
US8868487B2 (en) | 2010-04-12 | 2014-10-21 | Sandisk Enterprise Ip Llc | Event processing in a flash memory-based object store |
US8725951B2 (en) | 2010-04-12 | 2014-05-13 | Sandisk Enterprise Ip Llc | Efficient flash memory-based object store |
US8856593B2 (en) | 2010-04-12 | 2014-10-07 | Sandisk Enterprise Ip Llc | Failure recovery using consensus replication in a distributed flash memory system |
US8666939B2 (en) | 2010-06-28 | 2014-03-04 | Sandisk Enterprise Ip Llc | Approaches for the replication of write sets |
US8694733B2 (en) | 2011-01-03 | 2014-04-08 | Sandisk Enterprise Ip Llc | Slave consistency in a synchronous replication environment |
US8539125B1 (en) | 2011-02-18 | 2013-09-17 | Michael Ford | Combined USB flash drive cap audio device |
US8874515B2 (en) | 2011-04-11 | 2014-10-28 | Sandisk Enterprise Ip Llc | Low level object version tracking using non-volatile memory write generations |
US9135064B2 (en) | 2012-03-07 | 2015-09-15 | Sandisk Enterprise Ip Llc | Fine grained adaptive throttling of background processes |
TWI553642B (en) * | 2013-12-12 | 2016-10-11 | 慧榮科技股份有限公司 | Methods for executing data access commands and flash memory devices using the same |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US18892A (en) * | 1857-12-22 | Nut-machine | ||
US145141A (en) * | 1873-12-02 | Improvement in fire-place grates | ||
US5359715A (en) * | 1991-09-16 | 1994-10-25 | Ncr Corporation | Architectures for computer systems having multiple processors, multiple system buses and multiple I/O buses interfaced via multiple ported interfaces |
US5375089A (en) * | 1993-10-05 | 1994-12-20 | Advanced Micro Devices, Inc. | Plural port memory system utilizing a memory having a read port and a write port |
US5530828A (en) * | 1992-06-22 | 1996-06-25 | Hitachi, Ltd. | Semiconductor storage device including a controller for continuously writing data to and erasing data from a plurality of flash memories |
US5586248A (en) * | 1992-06-05 | 1996-12-17 | Compaq Computer Corporation | Disk drive controller with a posted write cache memory |
US5634073A (en) * | 1994-10-14 | 1997-05-27 | Compaq Computer Corporation | System having a plurality of posting queues associated with different types of write operations for selectively checking one queue based upon type of read operation |
US5694556A (en) * | 1995-06-07 | 1997-12-02 | International Business Machines Corporation | Data processing system including buffering mechanism for inbound and outbound reads and posted writes |
US5745732A (en) * | 1994-11-15 | 1998-04-28 | Cherukuri; Ravikrishna V. | Computer system including system controller with a write buffer and plural read buffers for decoupled busses |
US5822251A (en) * | 1997-08-25 | 1998-10-13 | Bit Microsystems, Inc. | Expandable flash-memory mass-storage using shared buddy lines and intermediate flash-bus between device-specific buffers and flash-intelligent DMA controllers |
US5872994A (en) * | 1995-11-10 | 1999-02-16 | Nec Corporation | Flash memory incorporating microcomputer having on-board writing function |
US6101566A (en) * | 1998-03-13 | 2000-08-08 | Compaq Computer Corporation | Computer system with bridge logic that includes an internal modular expansion bus and a common target interface for internal target devices |
US6467015B1 (en) * | 1999-04-15 | 2002-10-15 | Dell Products, L.P. | High speed bus interface for non-volatile integrated circuit memory supporting continuous transfer |
US6490639B1 (en) * | 1998-12-09 | 2002-12-03 | Globespanvirata, Inc. | Peripheral component interconnect (PCI) single channel master direct memory access (DMA) serving two separate channels |
US6507881B1 (en) * | 1999-06-10 | 2003-01-14 | Mediatek Inc. | Method and system for programming a peripheral flash memory via an IDE bus |
US20030018892A1 (en) * | 2001-07-19 | 2003-01-23 | Jose Tello | Computer with a modified north bridge, security engine and smart card having a secure boot capability and method for secure booting a computer |
US6513094B1 (en) * | 1999-08-23 | 2003-01-28 | Advanced Micro Devices, Inc. | ROM/DRAM data bus sharing with write buffer and read prefetch activity |
US6581124B1 (en) * | 1997-05-14 | 2003-06-17 | Koninklijke Philips Electronics N.V. | High performance internal bus for promoting design reuse in north bridge chips |
US20030145141A1 (en) * | 2002-01-31 | 2003-07-31 | Chien-An Chen | Universal serial bus flash memory integrated circuit device |
US6708257B2 (en) * | 1999-07-12 | 2004-03-16 | Koninklijke Philips Electronics N.V. | Buffering system bus for external-memory access |
-
2003
- 2003-09-10 US US10/605,140 patent/US6874044B1/en not_active Expired - Fee Related
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US18892A (en) * | 1857-12-22 | Nut-machine | ||
US145141A (en) * | 1873-12-02 | Improvement in fire-place grates | ||
US5359715A (en) * | 1991-09-16 | 1994-10-25 | Ncr Corporation | Architectures for computer systems having multiple processors, multiple system buses and multiple I/O buses interfaced via multiple ported interfaces |
US5586248A (en) * | 1992-06-05 | 1996-12-17 | Compaq Computer Corporation | Disk drive controller with a posted write cache memory |
US5530828A (en) * | 1992-06-22 | 1996-06-25 | Hitachi, Ltd. | Semiconductor storage device including a controller for continuously writing data to and erasing data from a plurality of flash memories |
US6457092B1 (en) * | 1992-06-22 | 2002-09-24 | Hitachi, Ltd. | Semiconductor disk storage apparatus including a plurality of flash memories and a buffer memory to continuously write data responsive to first and second write commands |
US5375089A (en) * | 1993-10-05 | 1994-12-20 | Advanced Micro Devices, Inc. | Plural port memory system utilizing a memory having a read port and a write port |
US5634073A (en) * | 1994-10-14 | 1997-05-27 | Compaq Computer Corporation | System having a plurality of posting queues associated with different types of write operations for selectively checking one queue based upon type of read operation |
US5745732A (en) * | 1994-11-15 | 1998-04-28 | Cherukuri; Ravikrishna V. | Computer system including system controller with a write buffer and plural read buffers for decoupled busses |
US5694556A (en) * | 1995-06-07 | 1997-12-02 | International Business Machines Corporation | Data processing system including buffering mechanism for inbound and outbound reads and posted writes |
US5872994A (en) * | 1995-11-10 | 1999-02-16 | Nec Corporation | Flash memory incorporating microcomputer having on-board writing function |
US6581124B1 (en) * | 1997-05-14 | 2003-06-17 | Koninklijke Philips Electronics N.V. | High performance internal bus for promoting design reuse in north bridge chips |
US5822251A (en) * | 1997-08-25 | 1998-10-13 | Bit Microsystems, Inc. | Expandable flash-memory mass-storage using shared buddy lines and intermediate flash-bus between device-specific buffers and flash-intelligent DMA controllers |
US6101566A (en) * | 1998-03-13 | 2000-08-08 | Compaq Computer Corporation | Computer system with bridge logic that includes an internal modular expansion bus and a common target interface for internal target devices |
US6490639B1 (en) * | 1998-12-09 | 2002-12-03 | Globespanvirata, Inc. | Peripheral component interconnect (PCI) single channel master direct memory access (DMA) serving two separate channels |
US6467015B1 (en) * | 1999-04-15 | 2002-10-15 | Dell Products, L.P. | High speed bus interface for non-volatile integrated circuit memory supporting continuous transfer |
US6507881B1 (en) * | 1999-06-10 | 2003-01-14 | Mediatek Inc. | Method and system for programming a peripheral flash memory via an IDE bus |
US6708257B2 (en) * | 1999-07-12 | 2004-03-16 | Koninklijke Philips Electronics N.V. | Buffering system bus for external-memory access |
US6513094B1 (en) * | 1999-08-23 | 2003-01-28 | Advanced Micro Devices, Inc. | ROM/DRAM data bus sharing with write buffer and read prefetch activity |
US20030018892A1 (en) * | 2001-07-19 | 2003-01-23 | Jose Tello | Computer with a modified north bridge, security engine and smart card having a secure boot capability and method for secure booting a computer |
US20030145141A1 (en) * | 2002-01-31 | 2003-07-31 | Chien-An Chen | Universal serial bus flash memory integrated circuit device |
Cited By (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050102471A1 (en) * | 2003-11-07 | 2005-05-12 | Yu-Wei Tsai | Integrated portable storage apparatus |
US20050132117A1 (en) * | 2003-12-11 | 2005-06-16 | Hsiang-An Hsieh | [card reader, and bridge controller and data transmission method thereof] |
US20050144378A1 (en) * | 2003-12-30 | 2005-06-30 | Grover Andrew S. | Method and system to save historical hard disk performance data |
US20050247786A1 (en) * | 2004-05-10 | 2005-11-10 | Yuan-Hua Chen | Dual usage memory card connector |
US7044384B2 (en) * | 2004-05-10 | 2006-05-16 | Kingconn Technology Co., Ltd. | Dual usage memory card connector |
US7376781B2 (en) * | 2005-03-14 | 2008-05-20 | Phison Electronics Corp. | Virtual USB card reader with PCI express interface |
US7225289B2 (en) * | 2005-03-14 | 2007-05-29 | Phison Electronics Corporation | Virtual IDE storage with PCI express interface |
US20070208900A1 (en) * | 2005-03-14 | 2007-09-06 | Phison Electronics Corp. | Virtual ide storage device with pci express interface |
US20070288681A1 (en) * | 2005-03-14 | 2007-12-13 | Phison Electronics Corp. | Virtual usb card reader with pci express interface |
US7356637B2 (en) * | 2005-03-14 | 2008-04-08 | Phison Electronics Corp. | Virtual IDE storage device with PCI express interface |
US20060206653A1 (en) * | 2005-03-14 | 2006-09-14 | Phison Electronics Corp. | [virtual ide storage device with pci express] |
US20070255892A1 (en) * | 2006-04-28 | 2007-11-01 | Joern Jachalsky | Method and device for writing to a flash memory |
US8041882B2 (en) * | 2006-04-28 | 2011-10-18 | Thomson Licensing | Method and device for writing to a flash memory |
US7694091B2 (en) * | 2006-10-23 | 2010-04-06 | Hewlett-Packard Development Company, L.P. | Non-volatile storage for backing up volatile storage |
US20080098157A1 (en) * | 2006-10-23 | 2008-04-24 | Andrewartha J Michael | Non-volatile storage |
US7685374B2 (en) | 2007-07-26 | 2010-03-23 | Siliconsystems, Inc. | Multi-interface and multi-bus structured solid-state storage subsystem |
US20100174856A1 (en) * | 2007-07-26 | 2010-07-08 | Siliconsystems, Inc. | Multi-interface and multi-bus structured solid-state storage subsystem |
US8166245B2 (en) | 2007-07-26 | 2012-04-24 | Siliconsystems, Inc. | Multi-interface and multi-bus structured solid-state storage subsystem |
US8433858B1 (en) | 2007-07-26 | 2013-04-30 | Siliconsystems, Inc. | Multi-interface and multi-bus structured solid-state storage subsystem |
US10120586B1 (en) | 2007-11-16 | 2018-11-06 | Bitmicro, Llc | Memory transaction with reduced latency |
US10149399B1 (en) | 2009-09-04 | 2018-12-04 | Bitmicro Llc | Solid state drive with improved enclosure assembly |
US10133686B2 (en) | 2009-09-07 | 2018-11-20 | Bitmicro Llc | Multilevel memory bus system |
US10082966B1 (en) | 2009-09-14 | 2018-09-25 | Bitmicro Llc | Electronic storage device |
US10180887B1 (en) | 2011-10-05 | 2019-01-15 | Bitmicro Llc | Adaptive power cycle sequences for data recovery |
US9996419B1 (en) | 2012-05-18 | 2018-06-12 | Bitmicro Llc | Storage system with distributed ECC capability |
US9977077B1 (en) | 2013-03-14 | 2018-05-22 | Bitmicro Llc | Self-test solution for delay locked loops |
US9842024B1 (en) | 2013-03-15 | 2017-12-12 | Bitmicro Networks, Inc. | Flash electronic disk with RAID controller |
US10013373B1 (en) | 2013-03-15 | 2018-07-03 | Bitmicro Networks, Inc. | Multi-level message passing descriptor |
US10489318B1 (en) | 2013-03-15 | 2019-11-26 | Bitmicro Networks, Inc. | Scatter-gather approach for parallel data transfer in a mass storage system |
US10430303B1 (en) * | 2013-03-15 | 2019-10-01 | Bitmicro Networks, Inc. | Bus arbitration with routing and failover mechanism |
US10042799B1 (en) | 2013-03-15 | 2018-08-07 | Bitmicro, Llc | Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system |
US10423554B1 (en) | 2013-03-15 | 2019-09-24 | Bitmicro Networks, Inc | Bus arbitration with routing and failover mechanism |
US10210084B1 (en) | 2013-03-15 | 2019-02-19 | Bitmicro Llc | Multi-leveled cache management in a hybrid storage system |
US9934045B1 (en) | 2013-03-15 | 2018-04-03 | Bitmicro Networks, Inc. | Embedded system boot from a storage device |
US9934160B1 (en) | 2013-03-15 | 2018-04-03 | Bitmicro Llc | Bit-mapped DMA and IOC transfer with dependency table comprising plurality of index fields in the cache for DMA transfer |
US9916213B1 (en) * | 2013-03-15 | 2018-03-13 | Bitmicro Networks, Inc. | Bus arbitration with routing and failover mechanism |
US9875205B1 (en) | 2013-03-15 | 2018-01-23 | Bitmicro Networks, Inc. | Network of memory systems |
US10078604B1 (en) | 2014-04-17 | 2018-09-18 | Bitmicro Networks, Inc. | Interrupt coalescing |
US10055150B1 (en) | 2014-04-17 | 2018-08-21 | Bitmicro Networks, Inc. | Writing volatile scattered memory metadata to flash device |
US10042792B1 (en) | 2014-04-17 | 2018-08-07 | Bitmicro Networks, Inc. | Method for transferring and receiving frames across PCI express bus for SSD device |
US10025736B1 (en) | 2014-04-17 | 2018-07-17 | Bitmicro Networks, Inc. | Exchange message protocol message transmission between two devices |
US9952991B1 (en) | 2014-04-17 | 2018-04-24 | Bitmicro Networks, Inc. | Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation |
US10372667B2 (en) * | 2015-06-24 | 2019-08-06 | Canon Kabushiki Kaisha | Communication apparatus and control method thereof |
US11062775B2 (en) | 2015-11-26 | 2021-07-13 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and storage device including nonvolatile memory device |
US11227659B2 (en) | 2015-11-26 | 2022-01-18 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and storage device including nonvolatile memory device |
US10658040B2 (en) | 2015-11-26 | 2020-05-19 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and storage device including nonvolatile memory device |
US10552050B1 (en) | 2017-04-07 | 2020-02-04 | Bitmicro Llc | Multi-dimensional computer storage system |
US10216685B1 (en) * | 2017-07-19 | 2019-02-26 | Agiga Tech Inc. | Memory modules with nonvolatile storage and rapid, sustained transfer rates |
US10664189B2 (en) * | 2018-08-27 | 2020-05-26 | International Business Machines Corporation | Performance in synchronous data replication environments |
US11113007B2 (en) | 2019-05-13 | 2021-09-07 | Micron Technology, Inc. | Partial execution of a write command from a host system |
US11782643B2 (en) | 2019-05-13 | 2023-10-10 | Micron Technology, Inc. | Partial execution of a write command from a host system |
CN111597125A (en) * | 2020-05-09 | 2020-08-28 | 重庆大学 | Wear leveling method and system for index nodes of nonvolatile memory file system |
Also Published As
Publication number | Publication date |
---|---|
US6874044B1 (en) | 2005-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6874044B1 (en) | Flash drive/reader with serial-port controller and flash-memory controller mastering a second RAM-buffer bus parallel to a CPU bus | |
KR100913279B1 (en) | Method and apparatus for transmitting memory pre-fetch commands on a bus | |
US8266369B2 (en) | Flash memory interface | |
US7171526B2 (en) | Memory controller useable in a data processing system | |
US5978866A (en) | Distributed pre-fetch buffer for multiple DMA channel device | |
US8200862B2 (en) | Low-power USB flash card reader using bulk-pipe streaming with UAS command re-ordering and channel separation | |
AU2010319715B2 (en) | Command queue for peripheral component | |
US7502896B2 (en) | System and method for maintaining the integrity of data transfers in shared memory configurations | |
US20130318285A1 (en) | Flash memory controller | |
US6823403B2 (en) | DMA mechanism for high-speed packet bus | |
US20070088867A1 (en) | Memory controller and data processing system with the same | |
US20080065796A1 (en) | High-Level Bridge From PCIE to Extended USB | |
US20050138288A1 (en) | Dual mode USB and PCI express device | |
US8145805B2 (en) | Method for re-sequencing commands and data between a master and target devices utilizing parallel processing | |
US20020184453A1 (en) | Data bus system including posted reads and writes | |
KR20090101195A (en) | Command-based control of nand flash memory | |
US6061510A (en) | Local bus interface | |
EP3270293B1 (en) | Two stage command buffers to overlap iommu map and second tier memory reads | |
CN111984559B (en) | System and memory device for data transfer | |
TWI463325B (en) | Computer, embedded controller and method for sharing memory | |
US6622244B1 (en) | Booting from a reprogrammable memory on an unconfigured bus by modifying boot device address | |
US7287102B1 (en) | System and method for concatenating data | |
US6691200B1 (en) | Multi-port PCI-to-PCI bridge with combined address FIFOs but separate data FIFOs for concurrent transactions | |
US8402233B2 (en) | Method and apparatus for high throughput mass storage device interface in a microprocessor for handheld systems | |
US20010002481A1 (en) | Data access unit and method therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SUPER TALENT ELECTRONICS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHOU, HORNG-YEE;CHU, TZU-YIH;SEE, SUN-TECK;REEL/FRAME:014171/0145 Effective date: 20030911 |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20130329 |