CN102193779A - MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method - Google Patents
MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method Download PDFInfo
- Publication number
- CN102193779A CN102193779A CN2011101252627A CN201110125262A CN102193779A CN 102193779 A CN102193779 A CN 102193779A CN 2011101252627 A CN2011101252627 A CN 2011101252627A CN 201110125262 A CN201110125262 A CN 201110125262A CN 102193779 A CN102193779 A CN 102193779A
- Authority
- CN
- China
- Prior art keywords
- processor core
- core group
- processor
- threads
- thread
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention relates to an MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method, which has the technical scheme comprising the following steps of: dividing a plurality of processor cores on the MPSoC into processor core sets according to a physical position relationship, and dividing adjacent processor cores into the same processor core set; dividing the threads in the same process into a same thread set; scheduling the thread set according to a configuration table of the processor core set; in the same processor core set, scheduling the threads by utilizing a time-share scheduling or rotating scheduling algorithm; and finally, optimizing the thread scheduling, namely moving the threads in the same process from the busy processor core set to the idle processor core set, wherein the number Mi of the moved threads is equal to the number Cs of the processor cores in the idle processor core set. According to the method, a plurality of threads are divided into different thread sets and the thread sets are scheduled on the core sets, thereby lowering the communication cost among the threads and increasing the scheduling efficiency.
Description
Technical field
The invention belongs to the multithread scheduling technical field of embedded OS, be specifically related to a kind of multithread scheduling method towards MPSoC.
Background technology
Along with the continuous progress of semiconductor technology, the integration density of VLSI (VLSI (very large scale integrated circuit), Very Large-ScaleIntegrated) is increasing considerably.Integrated level on the one chip improves constantly, and makes the SoC technology be developed and use.The SoC technology is that the repertoire module with a system is integrated on the single chip, thereby is implemented in integrated full-order system function on the single chip.Processor core also abbreviates nuclear as.
Be integrated in normally IP (intellecture property, the Intellectual Property) nuclear on the SoC chip.These reusable IP kernels comprise flush bonding processor, memory module, the processing member of interface module and application-oriented customization.IP kernel integrated on SoC can be divided three classes: soft nuclear (Soft IP) is meant the IP kernel that uses RTL (register transfer rank, Register Transfer Level) or higher level to be described; Stone (HardIP) is meant to have fixing layer structure, and has carried out the IP kernel of the optimization of customization at the application-specific in the particular procedure; Curing nuclear (Firm IP) is meant to have done to describe but provided parameter and supplies the designer to carry out the IP kernel of applied customization.
The not only integrated number of transistors of SoC is many, and because integrated different types of function and technology, and because the collaborative work of software and hardware makes SoC have complicated architecture and logic interfacing.The high integration of SoC makes that also the function of SoC is very abundant, has improved the effective utilization to area on the sheet, has shortened the length of line on the sheet, thereby has improved the performance of total system.Because IP kernel has reusability, after the IP kernel design is finished, a considerable amount of IP kernels by the use of most of SoC system with integrated.When the embedded system of design platform level, this reusability has improved development efficiency greatly.
MPSoC is to the further developing of SoC technology, and is meant the SoC that has more than an embedded instruction set processor.MPSoC is in conjunction with the characteristics of SoC technology and multi-core technology.Multi-core technology is meant integrated polycaryon processor nuclear on a chip, to improve the processing power of processor; As on the fruit chip integrated a plurality of processor cores identical, internuclear status is identical, then is called the isomorphism polycaryon processor; As on the fruit chip integrated processor core difference, the branch of primary processor and coprocessor is arranged, then be called heterogeneous multi-nucleus processor.Existing polycaryon processor nuclear on the MPSoC sheet, integrated again different types of software and hardware has had the advantage of SoC and multinuclear concurrently.On SoC and MPSoC chip, tend to integrated memory, for processor core provides stores service, thus the efficient of raising processor.
The last computational resource of MPSoC enriches (promptly having a plurality of processor cores), therefore, can adopt the mode of multi-threaded parallel to utilize these computational resources usually.Simultaneously, on the processor chips, because internuclear line length difference, internuclear communication cost is also different although these processor cores (abbreviating process nuclear or nuclear as) coexist.In general, studies show that the physical location of nuclear is far away more, internuclear line is just long more, and communication cost is also just big more.In existing multithread dispatch, still there is not the highly efficient process that solves this situation at present.
Summary of the invention
The present invention is intended to overcome the prior art defective, and purpose is to provide a kind of multithread scheduling method towards MPSoC that can reduce the communication cost between the thread and improve dispatching efficiency.
For achieving the above object, the technical solution used in the present invention is following steps:
The first step, processor core group are divided
A plurality of processor cores on the MPSoC are divided into the processor core group by the physical location relation, and adjacent processor core is divided in the middle of the same processor core group; Adopt the form of processor core configuration set table, the processor core group after dividing is offered embedded OS; The substance of processor core configuration set table comprises the sign of processor core group number and each processor core group, and the additional content of processor core configuration set table is more than one in processor core frequencies, number of processor cores, processor core group division foundation, the processor core temperature range.
Second step, sets of threads are divided
Carry out sets of threads and divide, multithreading is divided into groups; The method of grouping is to belong to the thread dividing of same process to same sets of threads.
The 3rd step, sets of threads scheduling
Adopt the dispatching algorithm of embedded OS, sets of threads is dispatched according to processor core configuration set table.
The 4th step, thread scheduling
In same processor core group, adopt timesharing scheduling or robin scheduling algorithm that thread is dispatched.
The 5th step, thread scheduling optimization
1) when having idle processor core group on the processor, still there are a plurality of threads in the ready queue of busy processor core group, adopt following strategy to carry out optimizing scheduling:
The thread that will belong to same process is moved to idle processor core group, the number of threads M of migration from busy processor core group
iFor:
M
i＝C
s (1)
In the formula (1):
C
sIt is the number of processor core in the idle processor core group.
2) if the processor core group free time is still arranged, and in the remaining ready queue, when existing the thread of same process can't all be dispatched to situation in the middle of the processor core group, with unnecessary thread according to 1 in the 5th step) described method dispatches.
The processor core group of described free time is meant that all processor cores in the processor core group do not have just at the place of execution thread; Idle processor core group number is: for m processor core group, have n process, as n during less than m, have the processor core group of m-n free time; Wherein, m and n are natural number, and m is more than or equal to 2.
Because adopt technique scheme, the present invention is by the division of processor core group on the polycaryon processor, the processor core that physical distance is near is divided in the same processor core group, has improved the efficient of communication, and has reduced the communication energy consumption on the circuit; Thread migration between the processor core group has then reduced the work load of busy processor core group, utilizes idle processor core group execution thread, has improved the execution efficient of processor.Compared with prior art, having following good effect is:
(1) high efficiency.The present invention utilizes grouping that the multinuclear multithreading is dispatched, and will be on the physical location be divided into same processor core group at a distance of near processor core, and the intercommunication of same processor core group is apart from weak point, the communication efficiency height; Simultaneously, because the thread migration in the busy processor core group has been arrived idle processor core group, the utilization ratio of processor core and the execution efficient of thread have been improved.
(2) low energy consumption.With a plurality of processor core groupings, inter-thread communication is based on communication in the processor core group among the present invention, and the thread communication physical distance of same processor core group is short, needs consumption energy consumption on the line also low, thereby has reduced the energy consumption of multithreading communication.
Therefore, the present invention is divided into the processor core group according to the physical distance difference that MPSoC goes up between processor core with processor core, and multithreading is divided into different sets of threads, and sets of threads is dispatched on the processor core group, reduce the communication cost between the thread, improved the efficient of scheduling.
Description of drawings
Fig. 1 is an implementation process synoptic diagram of the present invention;
Fig. 2 is that the processor core group of 4 core processors of the present invention is divided synoptic diagram;
Fig. 3 is that the processor core group of 8 core processors of the present invention is divided synoptic diagram.
Embodiment
Embodiment 1
A kind of multithread scheduling method towards MPSoC.Its method is step as shown in Figure 1:
The first step, processor core group are divided
A plurality of processor cores on the MPSoC are divided into the processor core group by the physical location relation, and adjacent processor core is divided in the middle of the same processor core group; Adopt the form of processor core configuration set table, the processor core group behind the branch is offered embedded OS; The substance of processor core configuration set table comprises the sign of processor core group number and each processor core group, and the additional content of processor core configuration set table is more than one in processor core frequencies, number of processor cores, processor core group division foundation, the processor core temperature range.
Integrated a plurality of processor cores on MPSoC.In order to make full use of a plurality of processor cores on the sheet, a plurality of processor cores on the MPSoC are divided by the physical location relation, by grouping, form different processor core groups, to reduce access delay to processor core.For multinuclear embedded system MPSoC, of paramount importance is gone up computational resource is exactly these processor cores.Therefore, be that physical location with processor core is the main foundation of division when dividing.
A plurality of processor cores are arranged on the MPSoC.For adjacent processor core, they are divided into same processor core group.And all form by more than one processor nuclear in each processor core group, so the processor core on the sheet will be divided within the into different processor core groups.Like this, the processor core that is positioned at same processor core group is converged into an integral body, can be dispatched by operating system as bigger scheduling unit.
The division of processor core is according to being according to the physical location between processor core, and adjacent processor core is divided in the middle of the same processor core group.For example, for a MPSoC who has 4 processor cores, as shown in Figure 2, processor core 0 and the physical distance of processor core 3 on sheet are little, and physical location is near, is divided into processor core group 0; And processor core 1 and the physical distance of processor core 2 on sheet are little, and physical location is near, are divided into processor core group 1.The reason of Hua Fening is that communication cost is also little because physical location is little like this.
The division of processor core is to divide according to actual needs, and the number of the processor core that comprises in each processor core group is identical or different.For example, the MPSoC that will have 4 processor cores is divided into processor core 0 and is processor core group 0, and processor core 1, processor core 2, processor core 3 are divided into processor core group 1.
Adopt the form of processor core configuration set table, the processor core group after dividing is offered embedded OS.The substance of processor core configuration set table comprises the sign of processor core group number and each processor core group, and the additional content of processor core configuration set table is more than one in processor core frequencies, number of processor cores, processor core group division foundation, the processor core temperature range.
Polycaryon processor as shown in Figure 2, after dividing through the processor core group, selection processor nuclear volume and processor core frequencies are the additional content of processor core configuration set table, then processor core configuration set table content is:
1) the processor core group 0: processor core 1, processor core 3
2) the processor core group 1, processor core 0, processor core 2
3) number of processor cores: 4
4) processor core frequencies: processor core 0 (500MHz), processor core 1 (500MHz), processor core 2 (500MHz), processor core 3 (500MHz).
Second step, sets of threads are divided
Carry out sets of threads and divide, multithreading is divided into groups; The method of grouping is to belong to the thread dividing of same process to same sets of threads.
On MPSoC,, adopt the method for multi-threaded parallel in order to make full use of the processing power of polycaryon processor.After the processor core group is divided and finished,, carry out sets of threads and divide, multithreading is divided into groups in order to carry out better scheduling optimization.The method of grouping is to belong to the thread dividing of same process to same sets of threads.For example, for thread T1, T2, T3, T4, T5, T6 and T7, wherein thread T1, T2 and T3 belong to process P1; Thread T4, T5, T6 and T7 belong to process P2.Thread T1, T2 and T3 will be divided into same sets of threads G1; Thread T4, T5, T6 and T7 are divided into same sets of threads G2.
The 3rd step, sets of threads scheduling
Adopt the dispatching algorithm of embedded OS, sets of threads is dispatched according to processor core configuration set table.
Adopt the dispatching algorithm of embedded OS, sets of threads is dispatched according to processor core configuration set table.After processor core on the MPSoC is divided into the processor core group,, be unit with the processor core group during scheduling, obtain the information of processor core group according to processor core configuration set table for embedded OS; Simultaneously single processor core group is used as basic allocation units, between a plurality of sets of threads, dispatches and distribute.For each processor core group, embedded OS is all kept a ready queue, and ready sets of threads is arranged in the ready queue, and ready sets of threads is executable one group of thread, and the thread in the ready sets of threads belongs to same sets of threads (being same process).Behind the sets of threads end of run on certain processor core group, operating system just distributes ready sets of threads to go on this processor core group.
The 4th step, thread scheduling
Same in-process thread is scheduled in the middle of the same ready queue.When the processor core group is divided, in the processor core group a plurality of processor cores are arranged.Therefore, when the multithreading in the sets of threads moves, although this process can only be used certain processor core group, but because the computational resource of processor core group inside is abundant equally, but when the processor core group time spent of this ready queue correspondence, the thread of this process correspondence is assigned on this processor core group and moves.In same processor core group, adopt the timesharing dispatching algorithm that thread is dispatched.
The 5th step, thread scheduling optimization
1) in order to improve to the processor core efficiency of resource, exist on the processor under the situation of idle processor core group, a plurality of threads of individual process are dispatched in the middle of a plurality of ready queues simultaneously.When having idle processor core group on the processor, still there are a plurality of threads in the ready queue of busy processor core group, adopt following strategy to carry out optimizing scheduling:
The thread that will belong to same process is moved to idle processor core group, the number of threads M of migration from busy processor core group
iFor:
M
i＝C
s (1)
In the formula (1):
C
sIt is the number of processor core in the idle processor core group;
Idle processor core group is meant that all processor cores in the processor core group do not have just at the place of execution thread; Idle processor core group number is: for m processor core group, have n process, as n during less than m, have the processor core group of m-n free time; Wherein, m and n are natural number, and m is more than or equal to 2.
2) if the processor core group free time is still arranged, and in the remaining ready queue, when existing the thread of same process can't all be dispatched to situation in the middle of the processor core group, with unnecessary thread according to 1 in the 5th step) described method dispatches.
By said method, thread scheduling is optimized the utilization factor that improves processor core.
Embodiment 2
A kind of multithread scheduling method towards MPSoC.The step of this method is:
The first step, processor core group are divided, and processor has 8 processor cores.Its division methods is a foundation with the physical location as shown in Figure 3, with processor core 0, and processor core 3, processor core 4 is divided into processor core group 0, processor core 1, and processor core 2 is divided into processor core group 1, processor core 5, processor core 6, processor core 7 is divided into processor core group 2.
In the 4th step, the thread scheduling, same in-process thread is scheduled in the middle of the same ready queue.When the processor core group is divided, in the processor core group a plurality of processor cores are arranged.Therefore, when the multithreading in the sets of threads moves, although this process can only be used certain processor core group, but because the computational resource of processor core group inside is abundant equally, but when the processor core group time spent of this ready queue correspondence, the thread of this process correspondence is assigned on this processor core group and moves.In same processor core group, adopt the robin scheduling algorithm that thread is dispatched.
All the other are with embodiment 1.
This embodiment is by the division to the processor core group, and the processor core that physical distance is near is divided in the same processor core group, has improved the efficient of communication, and has reduced the communication energy consumption on the circuit; Thread migration between the processor core group has then reduced the work load of busy processor core group, utilizes idle processor core group execution thread, has improved the execution efficient of processor.Compared with prior art, having following good effect is:
(1) high efficiency.Utilize grouping that the multinuclear multithreading is dispatched, will be divided into same processor core group at a distance of near processor core on the physical location, the intercommunication of same processor core group is apart from weak point, the communication efficiency height; Simultaneously, because the thread migration in the busy processor core group has been arrived idle processor core group, the utilization ratio of processor core and the execution efficient of thread have been improved.
(2) low energy consumption.After the grouping of multiprocessor nuclear, inter-thread communication is based on communication in the processor core group, and the thread communication physical distance of same processor core group is short, and the energy consumption that need consume on the line is also low, thereby has reduced the energy consumption of multithreading communication.
Therefore, this embodiment is divided into the processor core group according to the physical distance difference that MPSoC goes up between processor core with processor core, multithreading is divided into different sets of threads, sets of threads is dispatched on the processor core group, reduce the communication cost between the thread, improved the efficient of scheduling.
Claims (2)
1. multithread scheduling method towards MPSoC is characterized in that the step of this method is:
The first step, processor core group are divided
A plurality of processor cores on the MPSoC are divided into the processor core group by the physical location relation, and adjacent processor core is divided in the middle of the same processor core group; Adopt the form of processor core configuration set table, the processor core group after dividing is offered embedded OS; The substance of processor core configuration set table comprises the sign of processor core group number and each processor core group, and the additional content of processor core configuration set table is more than one in processor core frequencies, number of processor cores, processor core group division foundation, the processor core temperature range;
Second step, sets of threads are divided
Carry out sets of threads and divide, a plurality of threads are divided into groups; The method of grouping is to belong to the thread dividing of same process to same sets of threads;
The 3rd step, sets of threads scheduling
Adopt the dispatching algorithm of embedded OS, sets of threads is dispatched according to processor core configuration set table;
The 4th step, thread scheduling
In same processor core group, adopt timesharing scheduling or robin scheduling algorithm that thread is dispatched;
The 5th step, thread scheduling optimization
1) when having idle processor core group on the processor, still there are a plurality of threads in the ready queue of busy processor core group, adopt following strategy to carry out optimizing scheduling:
The thread that will belong to same process is moved to idle processor core group, the number of threads M of migration from busy processor core group
iFor:
M
i＝C
s (1)
In the formula (1):
C
sIt is the number of processor core in the idle processor core group;
2) if the processor core group free time is still arranged, when in remaining ready queue, existing the thread of same process can't all be dispatched to a situation in the middle of the processor core group, with unnecessary thread according to 1 in the 5th step) described method dispatches.
2. the multithread scheduling method towards MPSoC according to claim 1 is characterized in that the processor core group of described free time is meant that all processor cores in the processor core group do not have just at the place of execution thread; Idle processor core group number is: for m processor core group, have n process, as n during less than m, have the processor core group of m-n free time; Wherein, m and n are natural number, and m is more than or equal to 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101252627A CN102193779A (en) | 2011-05-16 | 2011-05-16 | MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101252627A CN102193779A (en) | 2011-05-16 | 2011-05-16 | MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102193779A true CN102193779A (en) | 2011-09-21 |
Family
ID=44601902
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011101252627A Pending CN102193779A (en) | 2011-05-16 | 2011-05-16 | MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102193779A (en) |
Cited By (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102855153A (en) * | 2012-07-27 | 2013-01-02 | 华中科技大学 | Flow compilation optimization method oriented to chip multi-core processor |
| CN103294541A (en) * | 2013-05-24 | 2013-09-11 | 福建联迪商用设备有限公司 | Star-structured multi-process communication method and device |
| CN103838631A (en) * | 2014-03-11 | 2014-06-04 | 武汉科技大学 | Multi-thread scheduling realization method oriented to network on chip |
| WO2014082562A1 (en) * | 2012-11-29 | 2014-06-05 | Tencent Technology (Shenzhen) Company Limited | Method, device, and system for information processing based on distributed buses |
| CN104156267A (en) * | 2013-05-14 | 2014-11-19 | 华为技术有限公司 | Task allocation method, task allocation device and on-chip network |
| CN104375882A (en) * | 2014-11-21 | 2015-02-25 | 北京应用物理与计算数学研究所 | Multistage nested data drive calculation method matched with high-performance computer structure |
| WO2015070789A1 (en) * | 2013-11-14 | 2015-05-21 | Mediatek Inc. | Task scheduling method and related non-transitory computer readable medium for dispatching task in multi-core processor system based at least partly on distribution of tasks sharing same data and/or accessing same memory address (es) |
| US9195493B2 (en) | 2014-03-27 | 2015-11-24 | International Business Machines Corporation | Dispatching multiple threads in a computer |
| US9213569B2 (en) | 2014-03-27 | 2015-12-15 | International Business Machines Corporation | Exiting multiple threads in a computer |
| US9223574B2 (en) | 2014-03-27 | 2015-12-29 | International Business Machines Corporation | Start virtual execution instruction for dispatching multiple threads in a computer |
| WO2016044980A1 (en) * | 2014-09-22 | 2016-03-31 | 华为技术有限公司 | Thread migration method, apparatus and system |
| CN105528330A (en) * | 2014-09-30 | 2016-04-27 | 杭州华为数字技术有限公司 | Load balancing method and device, cluster and many-core processor |
| CN105868016A (en) * | 2015-01-20 | 2016-08-17 | 复旦大学 | Thread transfer distribution method capable of preventing local overheat of multi-core processor |
| US9501069B2 (en) | 2014-03-13 | 2016-11-22 | International Business Machines Corporation | Control of solid state memory device temperature using queue depth management |
| CN106489132A (en) * | 2014-09-19 | 2017-03-08 | 华为技术有限公司 | The method of read-write data, device, storage device and computer system |
| CN106933663A (en) * | 2017-03-07 | 2017-07-07 | 武汉科技大学 | A kind of multithread scheduling method and system towards many-core system |
| US9772867B2 (en) | 2014-03-27 | 2017-09-26 | International Business Machines Corporation | Control area for managing multiple threads in a computer |
| CN108139938A (en) * | 2015-07-31 | 2018-06-08 | 华为技术有限公司 | For assisting the device of main thread executing application task, method and computer program using secondary thread |
| CN108829510A (en) * | 2018-05-04 | 2018-11-16 | 天津猎鹰网络技术有限公司 | Thread binds treating method and apparatus |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5574939A (en) * | 1993-05-14 | 1996-11-12 | Massachusetts Institute Of Technology | Multiprocessor coupling system with integrated compile and run time scheduling for parallelism |
| CN101069161A (en) * | 2004-12-01 | 2007-11-07 | 索尼计算机娱乐公司 | Scheduling method, scheduling device, and multiprocessor system |
| CN101923491A (en) * | 2010-08-11 | 2010-12-22 | 上海交通大学 | Thread group address space scheduling and thread switching method under multi-core environment |
-
2011
- 2011-05-16 CN CN2011101252627A patent/CN102193779A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5574939A (en) * | 1993-05-14 | 1996-11-12 | Massachusetts Institute Of Technology | Multiprocessor coupling system with integrated compile and run time scheduling for parallelism |
| CN101069161A (en) * | 2004-12-01 | 2007-11-07 | 索尼计算机娱乐公司 | Scheduling method, scheduling device, and multiprocessor system |
| CN101923491A (en) * | 2010-08-11 | 2010-12-22 | 上海交通大学 | Thread group address space scheduling and thread switching method under multi-core environment |
Cited By (37)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102855153B (en) * | 2012-07-27 | 2016-03-02 | 华中科技大学 | Towards the stream compile optimization method of chip polycaryon processor |
| CN102855153A (en) * | 2012-07-27 | 2013-01-02 | 华中科技大学 | Flow compilation optimization method oriented to chip multi-core processor |
| WO2014082562A1 (en) * | 2012-11-29 | 2014-06-05 | Tencent Technology (Shenzhen) Company Limited | Method, device, and system for information processing based on distributed buses |
| US9537786B2 (en) | 2012-11-29 | 2017-01-03 | Tencent Technology (Shenzhen) Company Limited | Method, device, and system for information processing based on distributed buses |
| US10671447B2 (en) | 2013-05-14 | 2020-06-02 | Huawei Technologies Co., Ltd. | Method, apparatus, and network-on-chip for task allocation based on predicted traffic in an extended area |
| CN104156267A (en) * | 2013-05-14 | 2014-11-19 | 华为技术有限公司 | Task allocation method, task allocation device and on-chip network |
| WO2014183530A1 (en) * | 2013-05-14 | 2014-11-20 | 华为技术有限公司 | Task assigning method, task assigning apparatus, and network-on-chip |
| US9965335B2 (en) | 2013-05-14 | 2018-05-08 | Huawei Technologies Co., Ltd. | Allocating threads on a non-rectangular area on a NoC based on predicted traffic of a smallest rectangular area |
| CN104156267B (en) * | 2013-05-14 | 2017-10-10 | 华为技术有限公司 | Method for allocating tasks, task allocation apparatus and network-on-chip |
| CN103294541A (en) * | 2013-05-24 | 2013-09-11 | 福建联迪商用设备有限公司 | Star-structured multi-process communication method and device |
| WO2014187166A1 (en) * | 2013-05-24 | 2014-11-27 | 福建联迪商用设备有限公司 | Communication method and apparatus among multiple processes in star structure |
| CN103294541B (en) * | 2013-05-24 | 2017-04-26 | 福建联迪商用设备有限公司 | Star-structured multi-process communication method and device |
| CN104995603A (en) * | 2013-11-14 | 2015-10-21 | 联发科技股份有限公司 | Task scheduling method and related non-transitory computer readable medium for dispatching task in multi-core processor system based at least partly on distribution of tasks sharing same data and/or accessing same memory address (ES) |
| WO2015070789A1 (en) * | 2013-11-14 | 2015-05-21 | Mediatek Inc. | Task scheduling method and related non-transitory computer readable medium for dispatching task in multi-core processor system based at least partly on distribution of tasks sharing same data and/or accessing same memory address (es) |
| CN103838631A (en) * | 2014-03-11 | 2014-06-04 | 武汉科技大学 | Multi-thread scheduling realization method oriented to network on chip |
| CN103838631B (en) * | 2014-03-11 | 2017-04-19 | 武汉科技大学 | Multi-thread scheduling realization method oriented to network on chip |
| US9501069B2 (en) | 2014-03-13 | 2016-11-22 | International Business Machines Corporation | Control of solid state memory device temperature using queue depth management |
| US9213569B2 (en) | 2014-03-27 | 2015-12-15 | International Business Machines Corporation | Exiting multiple threads in a computer |
| TWI617986B (en) * | 2014-03-27 | 2018-03-11 | 萬國商業機器公司 | Dispatching multiple threads in a computer |
| US9223574B2 (en) | 2014-03-27 | 2015-12-29 | International Business Machines Corporation | Start virtual execution instruction for dispatching multiple threads in a computer |
| US9772867B2 (en) | 2014-03-27 | 2017-09-26 | International Business Machines Corporation | Control area for managing multiple threads in a computer |
| US9195493B2 (en) | 2014-03-27 | 2015-11-24 | International Business Machines Corporation | Dispatching multiple threads in a computer |
| CN106489132B (en) * | 2014-09-19 | 2019-04-19 | 华为技术有限公司 | Read and write the method, apparatus, storage equipment and computer system of data |
| CN106489132A (en) * | 2014-09-19 | 2017-03-08 | 华为技术有限公司 | The method of read-write data, device, storage device and computer system |
| US10303474B2 (en) | 2014-09-19 | 2019-05-28 | Huawei Technologies Co., Ltd. | Data read/write method and apparatus, storage device, and computer system |
| WO2016044980A1 (en) * | 2014-09-22 | 2016-03-31 | 华为技术有限公司 | Thread migration method, apparatus and system |
| CN105528330A (en) * | 2014-09-30 | 2016-04-27 | 杭州华为数字技术有限公司 | Load balancing method and device, cluster and many-core processor |
| CN105528330B (en) * | 2014-09-30 | 2019-05-28 | 杭州华为数字技术有限公司 | The method, apparatus of load balancing is gathered together and many-core processor |
| CN104375882A (en) * | 2014-11-21 | 2015-02-25 | 北京应用物理与计算数学研究所 | Multistage nested data drive calculation method matched with high-performance computer structure |
| CN104375882B (en) * | 2014-11-21 | 2016-06-01 | 北京应用物理与计算数学研究所 | The multistage nested data being matched with high-performance computer structure drives method of calculation |
| CN105868016B (en) * | 2015-01-20 | 2019-04-02 | 复旦大学 | A kind of thread transfer distribution method avoiding multi-core processor hot-spot |
| CN105868016A (en) * | 2015-01-20 | 2016-08-17 | 复旦大学 | Thread transfer distribution method capable of preventing local overheat of multi-core processor |
| CN108139938A (en) * | 2015-07-31 | 2018-06-08 | 华为技术有限公司 | For assisting the device of main thread executing application task, method and computer program using secondary thread |
| CN106933663B (en) * | 2017-03-07 | 2019-07-23 | 武汉科技大学 | A kind of multithread scheduling method and system towards many-core system |
| CN106933663A (en) * | 2017-03-07 | 2017-07-07 | 武汉科技大学 | A kind of multithread scheduling method and system towards many-core system |
| CN108829510A (en) * | 2018-05-04 | 2018-11-16 | 天津猎鹰网络技术有限公司 | Thread binds treating method and apparatus |
| CN108829510B (en) * | 2018-05-04 | 2021-01-29 | 天津猎鹰网络技术有限公司 | Thread binding processing method and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102193779A (en) | MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method | |
| CN102360309B (en) | Scheduling system and scheduling execution method of multi-core heterogeneous system on chip | |
| Watkins et al. | ReMAP: A reconfigurable heterogeneous multicore architecture | |
| Sheikh et al. | Energy-efficient multicore scheduling for hard real-time systems: A survey | |
| CN105045658A (en) | Method for realizing dynamic dispatching distribution of task by multi-core embedded DSP (Data Structure Processor) | |
| CN101366004A (en) | Methods and apparatus for multi-core processing with dedicated thread management | |
| CN107463442B (en) | Satellite-borne multi-core SoC task level load balancing parallel scheduling method | |
| CN102360313B (en) | Performance acceleration method of heterogeneous multi-core computing platform on chip | |
| CN103034614A (en) | Single-task and multi-core scheduling method based on critical path and task duplication | |
| CN101414270A (en) | Method for implementing assist nuclear task dynamic PRI scheduling with hardware assistant | |
| CN104375882A (en) | Multistage nested data drive calculation method matched with high-performance computer structure | |
| Sato et al. | Co-design and system for the supercomputer “fugaku” | |
| Mascitti et al. | An adaptive, utilization-based approach to schedule real-time tasks for ARM big. LITTLE architectures | |
| CN101290592B (en) | Realization method for multiple program sharing SPM on MPSOC | |
| Kontorinis et al. | Enabling dynamic heterogeneity through core-on-core stacking | |
| CN108388471A (en) | A kind of management method constraining empty machine migration based on double threshold | |
| Sheikh et al. | Energy-efficient real-time scheduling on multicores: A novel approach to model cache contention | |
| CN102012844A (en) | Chip multi-processor (CMP) system-oriented thread scheduling method | |
| Eggenberger et al. | Scalable parallel simulation of networks on chip | |
| CN111459648A (en) | Heterogeneous multi-core platform resource optimization method and device for application program | |
| CN102023846B (en) | Shared front-end assembly line structure based on monolithic multiprocessor system | |
| CN106648866B (en) | Resource scheduling method based on KVM platform and capable of meeting task time limit requirements | |
| CN112506640B (en) | Multiprocessor architecture for encryption operation chip and allocation method | |
| CN112783651B (en) | Load balancing scheduling method, medium and device for vGPU of cloud platform | |
| CN106933663B (en) | A kind of multithread scheduling method and system towards many-core system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20110921 |