CA2009555C - Virtual computer system having improved input/output interrupt control - Google Patents
Virtual computer system having improved input/output interrupt controlInfo
- Publication number
- CA2009555C CA2009555C CA002009555A CA2009555A CA2009555C CA 2009555 C CA2009555 C CA 2009555C CA 002009555 A CA002009555 A CA 002009555A CA 2009555 A CA2009555 A CA 2009555A CA 2009555 C CA2009555 C CA 2009555C
- Authority
- CA
- Canada
- Prior art keywords
- virtual
- input
- virtual machines
- virtual machine
- interrupt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
Abstract
A virtual computer system includes a plurality of virtual machines running in a central processing unit with time shared, an input/output unit generating an input/output interrupt request, and a specific instruction generating part for generating a specific instruction indicating a priority to one of the virtual machines which is running. The system further includes a decision part for determining whether the input/output interrupt request addressed to one of the virtual machines has a priority equal to that indicated by the specific instruction and for generating an interrupt accepting signal when the decision result is affirmative. Moreover, the system includes a monitor part for transferring a right to use the central processing unit from the one of the virtual machines which is running to the one of the virtual machines which is addressed by the input/output interrupt request when the interrupt accepting signal from the decision part is supplied to the monitor part.
Description
CA 02009~ 1998-10-26 ., FIELD OF THE INVENTION
The present invention generally relates to a virtual computer system, and more particularly to a virtual computer system in which a plurality of guest programs (virtual machines) run with time shared in a central processing unit provided in a computer system under the control of a virtual machine monitor. The present invention is specifically concerned with an improvement in inputtoutput interrupt control.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure lA is a block diagram of a conventional virtual computer system;
Figure lB is a block diagram of another conventional virtual computer system;
Figure 2 is a block diagram of a virtual computer system according to a preferred embodiment of the present invention;
Figure 3 is a diagram illustrating a format of a specific instruction;
Figure 4 is a diagram illustrating a format of a control block;
and Figure 5 is a block diagram of a second preferred embodiment of the present invention.
BACKGROUND OF THE INVENTION
Conventionally, there are known various computer systems directed to improving the rate of operation. For example, there is known a virtual computer system in which a plurality of guest programs share time and run in a central processing unit under the control of a virtual machine monitor (host). Currently, such a virtual computer system is required to handle a variety of users' programs. Particularly, it is needed to run a CA 02009~ 1998-10-26 guest program which needs real-time processing, such as a process control.
In such a case, an input/output interrupt event generated by a process control mechanism must be handled with high priority. Even when such an input/output interrupt event is generated by the process control mechanism while a guest program for processing the process control of the process control mechanism does not run in the physical central processing unit, it is necessary to keep the input/output interrupt event waiting until the requested guest program runs in the central processing unit.
Thus, there is a need for a procedure for effectively controlling priority on input/output interrupt events among the guest programs.
In a virtual computer system, it is very difficult to control input/output processing which is in asynchronism with the operation of the central processing unit. Referring to Figure lA, there is illustrated a conventional input/output interrupt control. A plurality of virtual machines (also called guests) #A, #B, ,,,. #D run in a central processing unit lb with time shared. All input/output instructions and interrupts directed to the virtual machines are input to a virtual machine monitor (VMM:host) la without exception. The virtual machine monitor subjects the input instructions and interrupts to a scheduling process, and then determines which one of the virtual machines should be accessed for each instruction/interrupt. Then the virtual machine monitor la executes interrupt processing by emulation (software interrupt). Thus, the overhead of the system shown in Figure lA is large.
~ 27~79-18 Another conventional virtual computer system directed to overcoming the above-mel-ltioned shortcoming has been proposed. The proposed system handles input/output interrupts addressed to the virtual machines without intervention of the virtual machine monitor. In the proposed virtual computer system, the order of priority on the virtual machines is not identical to each other.
Thus, in a state where one of the virtual machines is running in the CPU, when an input/output interrupt directed to another one of the virtual machines having higher priority occurs, the right to exclusively use the CPU should be assigned to the virtual machine having higher priority instead of the virtual machine currently running. In the system shown in Figure lA, it is easy to assign the right to use the CPU to the higher-priority virtual machine because all input/output processings are once reported to the virtual machine monitor la and it is sufficient for the lower-priority virtual machine to return the right to use the CPU to the virtual machine monitor la.
Figure lB illustrates a virtual computer system which handles input/output interrupts addressed to the virtual machines without intervention of the virtual machine monitor. In the configuration shown in Figure lB, it is impossible to discriminate only input/output interrupts directed to virtual machines having priority to the virtual machine which is running from other input/output interrupts and to inform the virtual machine monitor of only the input/output interrupts addressed to the higher-priority virtual machines. This is further described with reference to Figure lB.
It is now assumed that an input/output event #l ~ O ~ ~ S 5 5 addressed to virtual machine #D occurs in an input/output unit 5.
A channel processor (CHP) 4 discriminates the input/output event #1 and accesses a corresponcling sub-channel (SCH) area 22 provided in a main storage device (MS) 2. A domain identification (DMID) data 22a indicating the virtual machine #D is read out from a specific area of the sub-channel area 22 related to the virtual machine #D, and is then transferred to an interrupt pending register 30b of an interrupt hardware (IHW) 30 formed in a memory control unit (MCU) 3. The transferred domain identification data 22a is written into an area corresponding to the domain identification data 22a (virtual machine #D). As will be described later, a virtual machine monitor (VMM) 20 runs in the CPU 10 with time shared with the virtual machines. Thus, the virtual machine monitor 20 is identified by a corresponding domain information data. Hereafter, the domain identification data is referred to a domain identifier.
On the other hand, when the virtual machine monitor (VMM) 20 dispatches the virtual machine #D by a predetermined instruction, it accesses a control block 23 corresponding to the domain identifier (DMID) indicative of the virtual machine #D.
Then mask information 23b stored in a specific area of the control ~lock 23 is read out therefrom and then transferred to an interrupt mask register 30a formed in the interrupt hardware 30.
Then the transferred mask information 23b is written into a corresponding area of the interrupt mask register 30a. At this time, 'O' is written into the areas of the interrupt mask register 30a which correspond to virtual machines that are not dispatched.
When the domain identifier indicating the virtual machine #D is ~ 5 ~ 27879-18 written into the interrupt mask register 30a, the interrupt hardware 30 compares the mask information relating to the virtual machine #D with the corresponding pending information of the interrupt pending register 30b. When both information coincide with each other, the virt,ual machine #D is immediately made active.
It can be seen from the above description that it is impossible to run a virtual machine which is not running until an input/output instruction addressed to this virtual machine is dispatched from the virtual machine monitor 20 even when the requested virtual machine which is not running has priority to a virtual machine which is currently running.
SU~MARY OF THE INVENTION
It is a general object of the present invention to provide an improve~ virtual computer system in which the aforementioned disadvantage is got rid of.
A more specific object of the present invention is to provide virtual computer system capable of preferentially accepting an input~/output interrupt addressed to a virtual machine having priority to a virtual machine which is running.
The above-mentioned objects of the present invention are achieved by a virtual computer system comprising a plurality of virtual machines running in at least one central processing unit with time shared; an input/output unit generating an input/output interrupt request; and specific instruction generating means for generating a specific instruction indicating a priority to one of the virtual machines which is running. The system further comprises decision means coupled to the input~output unit and the 5 g 6 -specific lnstruction generating means, for determining whether the lnput/output interrupt request addressed to one of the virtual machines has a priority equal to that indicated by the speclfic instructlon and for generating an lnterrupt acceptlng slgnal when lt is determined that the input/output interrupt request addressed to one of the virtual machlnes has the priority equal to that indicated by the specific instructlon.
Moreover, the system comprlses monltor means operatlvely coupled to the plurality of virtual machines and the decision means, for transferrlng a rlght to use the central processing unit from the one of the vlrtual machines which is running to the one of the vlrtual machines whlch is addressed by the input/output interrupt request when the interrupt accepting signal from the decision means is supplied to the monitor means.
In accordance with the present invention, there is provided a virtual computer system, comprising at least one central processing unit executing at least one of a plurality of virtual machines on a time shared basis;
input/output means for generating an input/output lnterrupt request addressed to one of the vlrtual machines;
speclflc instruction generating means for settlng an interrupt prlorlty of a currently unexecuting virtual machine over each currently e~ecutlng vlrtual machine and for generating a specific instruction indicating the interrupt prlorlty to dynamically change lnterrupt prioritles of the virtual machines;
- 6a - ~ 5 ~ ~
declsion means, operatlvely connected to said input/output means and said speclflc lnstructlon generatlng means, for determinlng whether the input/output lnterrupt request addressed to the one of the virtual machines ls addressed to the currently unexecuting virtual machlne, said decislon means including;
an interrupt pending register having areas indivldually provided for each of the virtual machines, at least one of the areas including an ldentifier indicating the one of the virtual machines to whlch the input/output lnterrupt request will be output;
a mask register having areas individually provided for each of the virtual machines and storing mask information indicating whether each of the virtual machlnes wlll accept the lnput/output interrupt request ln a corresponding one of the areas for each of the virtual machlnes, the specific instruction being written into a corresponding one of the areas related to the priority indicated by the specific lnstructlon;
first logic means, operatlvely connected to sald lnterrupt pending register and sald mask reglster, for determlning the one of the virtual machines requested by the lnput/output lnterrupt request by comparlng the ldentifier stored ln sald interrupt pendlng reglster and the mask lnformatlon stored in said mask register in each of the correspondlng areas for each of the vlrtual machlnes and for outputting the identifier correspondlng to the one of the 5 ~
- 6b -virtual machines requested;
an inner register storing an identifier for each of the currently executing virtual machines; and second logic means, operatively connected to said first logic means and said inner reglster, for determlning whether the identlfier supplled from said first logic means coincides with the identifier supplied from sald lnner reglster and for generatlng an interrupt accepting signal when it is determinined that the identifler supplled from said first logic means does not colnclde wlth the ldentlfler supplied from said inner register; and monitor means, operatively connected to said decision means and sald at least one central processing unlt executlng the vlrtual machlnes, for causlng said at least one central processlng unit to lnitiate the currently unexecuting virtual machine when said decision means determines that said input/output interrupt request is addressed to the currently unexecuting virtual machine.
Further ob~ects, features and advantages of the present lnvention will become apparent from the following detailed description when read in con~unction with the accompanylng drawings.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
A descriptlon ls given of a preferred embodiment of the present invention with reference to Figures 2, 3 and 4, in which those parts which are the same as those shown in Figure lB are glven the same reference numerals. Before running a .~
- 6c - ~ 0 ~ ~ 5 ~ 5 virtual machlne (#A for example), the vlrtual machlne monltor 20 executes a speclflc lnstructlon (MGPRT) having an operand indicatlve of a virtual machlne (#A) havlng priority to a virtual machine (#B) whlch is runnlng in a CPU 10. Thereby, the virtual machine monitor 20 lets the interrupt hardware 30 know the relationship in priority order between the virtual machines #A and #B. Thereby, the area of the mask reglster 30a correspondlng to the vlrtual machlne #A l~ made "open".
That ls, the virtual machine #A is ln an lnterrupt acceptable state. It is noted that ln the conventional system shown in Flgure lB, all the mask register areas except the mask reglster area relating to a virtual machine currently running are made closed (ln a state where any interrupts directed to all the virtual machines except the virtual machine currently running are not acceptable).
When an input/output interrupt addressed to the virtual machine #A is supplied to the channel processor 4 whlle the virtual machine #B is running, the domain identifier (interrupt event #l) indicative of the virtual machine #A is transmitted to the interrupt pending register 30b. Then, the interrupt event #l is written lnto a correspondlng area of the interrupt pending reglster 30b. The contents of the - 7 - 2~ 5~
1 areas of the interrupt pending register 3Ob and the mask register 3Oa corresponding to the virtual machine #A are read out therefrom and then compared with each other by a related arithmetic logic unit (ALU) provided in an ALU group 31. Each ALU of the ALU group 31 functions as an AND gate. When data in each area of the interrupt pending register 3Ob coincides with data in each corresponding area of the mask register 3Oa, the corresponding ALU outputs the data stored in each area of the interrupt pending register 3Ob. The outputs from the ALUs are subjected to a wired-OR
operation so that a resultant signal INS (domain identifier) from the ALU group 31 is supplied to an ALU
- llb provided in a CPU 10, which has an inner register lla. The domain identifier of the virtual machine which is being running is stored in the inner register lla of the CPU 10. The ALU llb generates an interrupt accepting signal IAS when the domain identifier from the ALU group 31 does not coincide with data from the inner register lla. It is noted that when the signal INS is supplied from the ALU group 31, the - corresponding input/output interrupt given by the specific instruction MGPRT always has priority to the virtual machine which is running. Then the interrupt accepting signal INS is sent to the virtual machine monitor 20.
A further description is given of the embodiment shown in FIG.2. Each virtual machine #A and #B runs in the CPU 10 with time shared, and data relating thereto is stored in the main storage device 2. Similarly, the virtual machine monitor 20 runs in the CPU with time shared with the virtual machines #A
and #B, and data relating thereto is stored in the main storage device 2. AS described previously, when an input/output interrupt is supplied to the channel processor 4, it automatically accesses a corresponding sub-channel (not shown for the sake of simplicity) 1 formed in the main storage device 2 and writes the domain identifier stored therein into a corresponding area of the interrupt pending register 3Ob. Thereby, the request for interrupt to the addressed virtual machine is generated.
It is now assumed that the virtual machine #B
is running in the CPU 10. For the sake of simplicity, two virtual machines #A and #B are provided. As described previously, the virtual machine monitor 20 dispatches the virtual machine #B, and accesses a corresponding one of the control blocks 23. Then the virtual machine monitor 23 reads out mask information 23a on the virtual machine #B and writes the same into the corresponding bit area of the makes register 3Oa.
When the aforementioned specific instruction has not yet been issued from the virtual machine monitor 20, data 'O' has been written into the area of the mask register 3Oa corresponding to the virtual machine #A. That is, any input/output interrupt event directed to the virtual machine #A is not accepted.
When an input/output interrupt event addressed to the virtual machine #A is requested while the virtual machine #B is running, this request is held in the corresponding area of the interrupt pending register 3Ob provided in the interrupt hardware 30.
According to the present invention, as described previously, the specific instruction MGPRT
having priority to the virtual machine which is running is defined. A format of the specific instruction is shown in FIG.3. The specific instruction is composed of 31 bits, for example, and has an operand consisting of address bits B2 and D2. The virtual machine monitor 20 executes the specific instruction, and accesses a control block indicated by the operand of the specific instruction. A control block is provided for each virtual machine.
FIG.4 illustrates a format of each control 9 ~ ~555 1 block. The control block given reference numeral 23 has the aforementioned domain identifier 23a. When the illustrated control block relates to the virtual machine #A, domain identifier 23a indicates the virtual S machine #A. Further, the control block 23 includes a general purpose register (GR) 23c, a control register (CR) 23d and a floating-point register (FPR) 23e. The mask information is provided in the control register 23d.
When the control block 23 is accessed by the specific instruction MGPRT, the mask information is read out therefrom and then written into the area of the mask register 3Oa indicated by the domain identifier 23a written into the control block 23. Once the mask information is written into the mask register 3oa, it is held as it is until the designated virtual machine is given the right to use the CPU 10, or the specific instruction MGPRT is issued to another virtual machine. It is noted that each of the mask register 3Oa and the interrupt pending register 3Ob has areas ~- equal in number to the virtual machines. For example, when five virtual machines are provided, each of the registers 3Oa and 3Ob has five areas. In this case, it is possible to write mask information relating to more than one virtual machine into the corresponding areas of the mask register 30a by the specific instruction MGPRT. As described later, each of the registers 3Oa and 3Ob further has an area assigned to the virtual machine monitor 20.
It is now assumed that the specific instruction MGPRT directed to the control block associated with the virtual machine #A is generated by the virtual machine monitor 20. The mask information is read out from the control block 23 associated with the virtual machine #A and is then written into the corresponding area of the mask register 3Oa. It is noted that it is possible to write the mask information - 10 - 2û~
1 into the area of the mask register 3Oa corresponding to the virtual machine #A even when the virtual machine #B
is running. In the aforementioned conventional system, such writing of the mask information relating to the virtual machine #A is inhibited.
The contents of the mask register 3Oa and the interrupt pending register 3Oa are always compared with each other independently of the status of the CPU 10.
That is, the bits written into the areas of the registers 3Oa and 3Ob relating to the virtual machine #A are compared with each other, and similarly the bits written into the areas of the registers 3Oa and 3Ob relating to the virtual machine #B are compared with - each other. Comparing operation is done by operating a logic AND operation on the compared bits. When the result of comparison (logic AND operation) has a value other than zero, the interrupt hardware 30 generates the signal INS indicative of the domain identifier, which instructs the CPU 10 to execute an interrupt sequence.
It is noted that the virtual machine monitor 20 is formed by a program which is executed by the CPU
10, and is controlled in common to the virtual machines #A and #B. Thus, each of the mask register 3Oa and the interrupt pending register 3Ob has an area provided for the virtual machine monitor 20.
As described previously, the CPU 10 has the inner register lla and the ALU llb. The inner register has information on which one of the virtual machines #A
and #B and the virtual machine monitor 20 is running.
When the interrupt sequence is made active in response to the signal INS, the ALU llb of the CPU 10 compares the content of the inner register lla with the signal INS supplied from the interrupt hardware 30. When both the signals (domain identifiers) coincide with each other, the request for interrupt written in the interrupt pending register 3Ob is handled in the 11- 2009~
1 conventional manner. That is, this interrupt becomes acceptable when the virtual machine monitor 20 dispatches the requested virtual machine.
On the other hand, when the domain identifier from the inner register lla does not coincide with the domain identifier from the interrupt hardware 30, the CPU 10 concludes that the request for input/output interrupt from a virtual machine (#A in this case) having priority to the virtual machine which is running (#B in this case) is acceptable. Then the CPU 10 saves operation environments thereof in the general purpose register 23c, the control register 23d and the floating-point register 23e of the control block 23 related to the virtual machine #B. Thereafter, the CPU
10 assigns the right to use the CPU 10 to the virtual machine monitor 20.
Then, the virtual machine monitor 20 immediately assigns the right to use the CPU 10 to the virtual machine #A so that the virtual machine #A is set to an environment where it can execute the requested input/output interrupt processing.
A description is given of a second embodiment of the present invention with reference to FIG.5.
According to the second embodiment, the function of the interrupt hardware 30 is provided in an input/output processor. The second embodiment includes a physical CPU 50 and an input/output processor 60. The CPU 50 includes a register 51, a comparator 52, a latch 53, a register 54, signal lines 55 and 56, and a CPU control circuit 57. The register 51 stores the domain identifier of a virtual machine/virtual machine monitor currently running in the physical CPU 50. When the CPU
50 generates a state transition (transfer of the right to use the CPU 50) between the virtual machine monitor and one of the virtual machines formed in the CPU 50, the domain identifier of the virtual machine monitor/virtual machine is written into the register - 12 - 2~s~
1 51. The value written into the register 51 serves as an input to the comparator S2. The latch circuit 53 stores an input/output interrupt signal 53a from the input/output processor 60. The input/output interrupt signal 53a from the input/output processor 60 is supplied to a signal line connected to a corresponding CPU (CPU 50 in the illustrated case). That is, when the input/output 'interrupt signal 53a is made active, it is set to a logical value '1'. The register 54 stores the domain identifier of a virtual machine/virtual machine monitor, which is sent together with the input/output interrupt signal 53a so that the input/output processor 60 lets the CPU 50 know which one of the virtual machines is related to the generated input/output interrupt signal 53a. For example, another input/output interrupt event is connected to another interrupt line 53b. The input/output processor 60 sends the domain identifier to the register 54 only when an interrupt event addressed to one of the virtual machines that is running (specified by registers 62 and 63 described later) occurs, or an input/output interrupt event which is caused by the specific instruction MGPRT and addressed to a higher-priority virtual machine (specified by a register 69) occurs.
The virtual machine which is declared beforehand so as to have priority to the virtual machine currently running does not run in parallel with the currently running virtual machine. Thus, information such as stored in the register 63 for designating the correspondence to the physical CPU 50 is unnecessary as will be described later.
The comparator 52 compares the domain identifier from the register 54 with the domain identifier from the register 51. When the values of the supplied domain identifiers are equal to each other, the comparator 52 activates the signal line 55 connected to the CPU control circuit 57 so that a 2a~s~
1 normal input/output interrupt is generated. On the other hand, when the values of the domain identifiers are not equal to each other, the comparator 52 makes the signal line 56 active so that an input/output interrupt caused by the specific instruction MGPRT is generated. The comparator 52 performs the comparison operation only when the signal from the latch 53 is '1'. The CPU control circuit 57 provides a CPU
operation, particularly a control procedure for handling input/output interrupt.
The input/output processor 60 includes registers 61, 62, 63 and 64, a register stack 65, an address circuit 66, a data register 67, an input/output control microprocessor (hereafter simply referred to as a microprocessor) 68 and a register 69. A modified value of the mask information obtained by executing a mask information changing instruction in the CPU 50 is written into the register 61. The domain identifier used for a virtual machine or virtual machine monitor which is to run after the current time, is written into the register 62 in a case where the right to use the ; CPU 50 is transferred from the virtual machine monitor to one of the virtual machines, the mask changing instruction is executed by the CPU 50, or the right to use the CPU 50 is transferred to a currently running virtual machine to the virtual machine monitor.
Information written into the register 62 indicates which mask information stored in the register stack 65 should be used for input/output interrupt control in the CPU 50 and which one of the areas the mask information stored in the register 61 is to be written into.
A logical CPU number of a virtual machine or virtual machine monitor which is to run after the current time, is written into the register 62 in a case where the right to use the CPU 50 is transferred from the virtual machine monitor to one of the virtual - 14 - ~Qa~3 1 machines, the mask changing instruction is executed by the CPU 50, or the right to use the CPU 50 is transferred to a currently running virtual machine to the virtual machine monitor. "Logical CPU" is a unit of operation of the virtual machine monitor or each virtual machine. It is noted that each virtual machine is not informed beforehand of which one of the logical CPUs is used because the virtual machine monitor is free to dynamically determine beforehand as to which one of the logical CPUs should be run in which one of the physical CPUs. Thè interrupt signal 53a from the input/output processor 60 is supplied together with information on designation of one of the the physical CPUs. Thus, it is necessary for the input/output processor 60 to know which one of the virtual machines relating to which one of the virtual machines is running in which one of the physical CPUs.
Information written into the register 63 indicates which mask information stored in the register stack 65 should be used for input/output interrupt control in the CPU 50 and which one of the areas the mask information stored in the register 61 is to be written into.
The register 64 stores information indicating whether the right to use the CPU 50 has been transferred between the virtual machine monitor and one of the virtual machines, or whether the input/output interrupt mask information changing instruction has been executed. When the right to use the CPU 50 has been transferred between the virtual machine monitor and one of the virtual machines, the contents of the registers 62 and 63 are read out therefrom by the microprocessor 68, and then written into a local area of the microprocessor 68 provided for a corresponding one of the physical CPUs. When the input/output processor 60 tries to issue an input/output interrupt to the corresponding one of the physical CPUs, the ~'nf~
1 microprocessor 68 reads out the data stored in the corresponding local area thereof, and supplies the address generator 66 with the readout data. Thereby the corresponding mask information is read out from the corresponding area of the register stack 65, and then supplied to the microprocessor 68 through the register 67. After that, the microprocessor 68 determines whether the interrupt signal 53a should be turned ON
(made active). When the input/output interrupt changing instruction is executed, the contents of the registers 62 and 63 at the same time the mask information is written into the register 61 are supplied to the address circuit 66 by the control of - the microprocessor 68. Then the content of the register 61 is stored in a corresponding area of the register stack 65 which is associated with the logical CPU of the running guest on the physical CPU 50.
The register stack 65 stores values of mask information for all the logical CPUs relating to all the virtual machines/monitors. The address circuit 66 supplies the register stack 65 with an address signal.
The data register 67 stores data read out from the register stack 65. The microprocessor 68 actually executes the operation of the input/output processor 60, and has a memory in which a microprogram is stored, and the aforementioned local area in which the domain identifier of the virtual machine/monitor which is operating and the logical CPU number thereof. The register 69 stores the domain identifier of the virtual machine which has been declared by the CPU 50 so as to have priority to the virtual machine which is running.
The domain identifier is written into the register 69 when the specific instruction MGPRT is executed by the CPU controller 57. Registers each identical to the register 69 are provided individually for the physical CPUs. Even when the same virtual machine is declared by a plural number of physical CPUs so as to have a 1 higher priority, a certain input/output interrupt request is not supplied to more than one of the virtual machines. That is, the microprocessor 68 selects a corresponding one of the virtual machines, and supplies -5 the same with the input/output interrupt request.
and The present invention is not limited to the specifically described embodiments, and variations and modifications may be made without departing from the scope of the present invention.
';
The present invention generally relates to a virtual computer system, and more particularly to a virtual computer system in which a plurality of guest programs (virtual machines) run with time shared in a central processing unit provided in a computer system under the control of a virtual machine monitor. The present invention is specifically concerned with an improvement in inputtoutput interrupt control.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure lA is a block diagram of a conventional virtual computer system;
Figure lB is a block diagram of another conventional virtual computer system;
Figure 2 is a block diagram of a virtual computer system according to a preferred embodiment of the present invention;
Figure 3 is a diagram illustrating a format of a specific instruction;
Figure 4 is a diagram illustrating a format of a control block;
and Figure 5 is a block diagram of a second preferred embodiment of the present invention.
BACKGROUND OF THE INVENTION
Conventionally, there are known various computer systems directed to improving the rate of operation. For example, there is known a virtual computer system in which a plurality of guest programs share time and run in a central processing unit under the control of a virtual machine monitor (host). Currently, such a virtual computer system is required to handle a variety of users' programs. Particularly, it is needed to run a CA 02009~ 1998-10-26 guest program which needs real-time processing, such as a process control.
In such a case, an input/output interrupt event generated by a process control mechanism must be handled with high priority. Even when such an input/output interrupt event is generated by the process control mechanism while a guest program for processing the process control of the process control mechanism does not run in the physical central processing unit, it is necessary to keep the input/output interrupt event waiting until the requested guest program runs in the central processing unit.
Thus, there is a need for a procedure for effectively controlling priority on input/output interrupt events among the guest programs.
In a virtual computer system, it is very difficult to control input/output processing which is in asynchronism with the operation of the central processing unit. Referring to Figure lA, there is illustrated a conventional input/output interrupt control. A plurality of virtual machines (also called guests) #A, #B, ,,,. #D run in a central processing unit lb with time shared. All input/output instructions and interrupts directed to the virtual machines are input to a virtual machine monitor (VMM:host) la without exception. The virtual machine monitor subjects the input instructions and interrupts to a scheduling process, and then determines which one of the virtual machines should be accessed for each instruction/interrupt. Then the virtual machine monitor la executes interrupt processing by emulation (software interrupt). Thus, the overhead of the system shown in Figure lA is large.
~ 27~79-18 Another conventional virtual computer system directed to overcoming the above-mel-ltioned shortcoming has been proposed. The proposed system handles input/output interrupts addressed to the virtual machines without intervention of the virtual machine monitor. In the proposed virtual computer system, the order of priority on the virtual machines is not identical to each other.
Thus, in a state where one of the virtual machines is running in the CPU, when an input/output interrupt directed to another one of the virtual machines having higher priority occurs, the right to exclusively use the CPU should be assigned to the virtual machine having higher priority instead of the virtual machine currently running. In the system shown in Figure lA, it is easy to assign the right to use the CPU to the higher-priority virtual machine because all input/output processings are once reported to the virtual machine monitor la and it is sufficient for the lower-priority virtual machine to return the right to use the CPU to the virtual machine monitor la.
Figure lB illustrates a virtual computer system which handles input/output interrupts addressed to the virtual machines without intervention of the virtual machine monitor. In the configuration shown in Figure lB, it is impossible to discriminate only input/output interrupts directed to virtual machines having priority to the virtual machine which is running from other input/output interrupts and to inform the virtual machine monitor of only the input/output interrupts addressed to the higher-priority virtual machines. This is further described with reference to Figure lB.
It is now assumed that an input/output event #l ~ O ~ ~ S 5 5 addressed to virtual machine #D occurs in an input/output unit 5.
A channel processor (CHP) 4 discriminates the input/output event #1 and accesses a corresponcling sub-channel (SCH) area 22 provided in a main storage device (MS) 2. A domain identification (DMID) data 22a indicating the virtual machine #D is read out from a specific area of the sub-channel area 22 related to the virtual machine #D, and is then transferred to an interrupt pending register 30b of an interrupt hardware (IHW) 30 formed in a memory control unit (MCU) 3. The transferred domain identification data 22a is written into an area corresponding to the domain identification data 22a (virtual machine #D). As will be described later, a virtual machine monitor (VMM) 20 runs in the CPU 10 with time shared with the virtual machines. Thus, the virtual machine monitor 20 is identified by a corresponding domain information data. Hereafter, the domain identification data is referred to a domain identifier.
On the other hand, when the virtual machine monitor (VMM) 20 dispatches the virtual machine #D by a predetermined instruction, it accesses a control block 23 corresponding to the domain identifier (DMID) indicative of the virtual machine #D.
Then mask information 23b stored in a specific area of the control ~lock 23 is read out therefrom and then transferred to an interrupt mask register 30a formed in the interrupt hardware 30.
Then the transferred mask information 23b is written into a corresponding area of the interrupt mask register 30a. At this time, 'O' is written into the areas of the interrupt mask register 30a which correspond to virtual machines that are not dispatched.
When the domain identifier indicating the virtual machine #D is ~ 5 ~ 27879-18 written into the interrupt mask register 30a, the interrupt hardware 30 compares the mask information relating to the virtual machine #D with the corresponding pending information of the interrupt pending register 30b. When both information coincide with each other, the virt,ual machine #D is immediately made active.
It can be seen from the above description that it is impossible to run a virtual machine which is not running until an input/output instruction addressed to this virtual machine is dispatched from the virtual machine monitor 20 even when the requested virtual machine which is not running has priority to a virtual machine which is currently running.
SU~MARY OF THE INVENTION
It is a general object of the present invention to provide an improve~ virtual computer system in which the aforementioned disadvantage is got rid of.
A more specific object of the present invention is to provide virtual computer system capable of preferentially accepting an input~/output interrupt addressed to a virtual machine having priority to a virtual machine which is running.
The above-mentioned objects of the present invention are achieved by a virtual computer system comprising a plurality of virtual machines running in at least one central processing unit with time shared; an input/output unit generating an input/output interrupt request; and specific instruction generating means for generating a specific instruction indicating a priority to one of the virtual machines which is running. The system further comprises decision means coupled to the input~output unit and the 5 g 6 -specific lnstruction generating means, for determining whether the lnput/output interrupt request addressed to one of the virtual machines has a priority equal to that indicated by the speclfic instructlon and for generating an lnterrupt acceptlng slgnal when lt is determined that the input/output interrupt request addressed to one of the virtual machlnes has the priority equal to that indicated by the specific instructlon.
Moreover, the system comprlses monltor means operatlvely coupled to the plurality of virtual machines and the decision means, for transferrlng a rlght to use the central processing unit from the one of the vlrtual machines which is running to the one of the vlrtual machines whlch is addressed by the input/output interrupt request when the interrupt accepting signal from the decision means is supplied to the monitor means.
In accordance with the present invention, there is provided a virtual computer system, comprising at least one central processing unit executing at least one of a plurality of virtual machines on a time shared basis;
input/output means for generating an input/output lnterrupt request addressed to one of the vlrtual machines;
speclflc instruction generating means for settlng an interrupt prlorlty of a currently unexecuting virtual machine over each currently e~ecutlng vlrtual machine and for generating a specific instruction indicating the interrupt prlorlty to dynamically change lnterrupt prioritles of the virtual machines;
- 6a - ~ 5 ~ ~
declsion means, operatlvely connected to said input/output means and said speclflc lnstructlon generatlng means, for determinlng whether the input/output lnterrupt request addressed to the one of the virtual machines ls addressed to the currently unexecuting virtual machlne, said decislon means including;
an interrupt pending register having areas indivldually provided for each of the virtual machines, at least one of the areas including an ldentifier indicating the one of the virtual machines to whlch the input/output lnterrupt request will be output;
a mask register having areas individually provided for each of the virtual machines and storing mask information indicating whether each of the virtual machlnes wlll accept the lnput/output interrupt request ln a corresponding one of the areas for each of the virtual machlnes, the specific instruction being written into a corresponding one of the areas related to the priority indicated by the specific lnstructlon;
first logic means, operatlvely connected to sald lnterrupt pending register and sald mask reglster, for determlning the one of the virtual machines requested by the lnput/output lnterrupt request by comparlng the ldentifier stored ln sald interrupt pendlng reglster and the mask lnformatlon stored in said mask register in each of the correspondlng areas for each of the vlrtual machlnes and for outputting the identifier correspondlng to the one of the 5 ~
- 6b -virtual machines requested;
an inner register storing an identifier for each of the currently executing virtual machines; and second logic means, operatively connected to said first logic means and said inner reglster, for determlning whether the identlfier supplled from said first logic means coincides with the identifier supplied from sald lnner reglster and for generatlng an interrupt accepting signal when it is determinined that the identifler supplled from said first logic means does not colnclde wlth the ldentlfler supplied from said inner register; and monitor means, operatively connected to said decision means and sald at least one central processing unlt executlng the vlrtual machlnes, for causlng said at least one central processlng unit to lnitiate the currently unexecuting virtual machine when said decision means determines that said input/output interrupt request is addressed to the currently unexecuting virtual machine.
Further ob~ects, features and advantages of the present lnvention will become apparent from the following detailed description when read in con~unction with the accompanylng drawings.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
A descriptlon ls given of a preferred embodiment of the present invention with reference to Figures 2, 3 and 4, in which those parts which are the same as those shown in Figure lB are glven the same reference numerals. Before running a .~
- 6c - ~ 0 ~ ~ 5 ~ 5 virtual machlne (#A for example), the vlrtual machlne monltor 20 executes a speclflc lnstructlon (MGPRT) having an operand indicatlve of a virtual machlne (#A) havlng priority to a virtual machine (#B) whlch is runnlng in a CPU 10. Thereby, the virtual machine monitor 20 lets the interrupt hardware 30 know the relationship in priority order between the virtual machines #A and #B. Thereby, the area of the mask reglster 30a correspondlng to the vlrtual machlne #A l~ made "open".
That ls, the virtual machine #A is ln an lnterrupt acceptable state. It is noted that ln the conventional system shown in Flgure lB, all the mask register areas except the mask reglster area relating to a virtual machine currently running are made closed (ln a state where any interrupts directed to all the virtual machines except the virtual machine currently running are not acceptable).
When an input/output interrupt addressed to the virtual machine #A is supplied to the channel processor 4 whlle the virtual machine #B is running, the domain identifier (interrupt event #l) indicative of the virtual machine #A is transmitted to the interrupt pending register 30b. Then, the interrupt event #l is written lnto a correspondlng area of the interrupt pending reglster 30b. The contents of the - 7 - 2~ 5~
1 areas of the interrupt pending register 3Ob and the mask register 3Oa corresponding to the virtual machine #A are read out therefrom and then compared with each other by a related arithmetic logic unit (ALU) provided in an ALU group 31. Each ALU of the ALU group 31 functions as an AND gate. When data in each area of the interrupt pending register 3Ob coincides with data in each corresponding area of the mask register 3Oa, the corresponding ALU outputs the data stored in each area of the interrupt pending register 3Ob. The outputs from the ALUs are subjected to a wired-OR
operation so that a resultant signal INS (domain identifier) from the ALU group 31 is supplied to an ALU
- llb provided in a CPU 10, which has an inner register lla. The domain identifier of the virtual machine which is being running is stored in the inner register lla of the CPU 10. The ALU llb generates an interrupt accepting signal IAS when the domain identifier from the ALU group 31 does not coincide with data from the inner register lla. It is noted that when the signal INS is supplied from the ALU group 31, the - corresponding input/output interrupt given by the specific instruction MGPRT always has priority to the virtual machine which is running. Then the interrupt accepting signal INS is sent to the virtual machine monitor 20.
A further description is given of the embodiment shown in FIG.2. Each virtual machine #A and #B runs in the CPU 10 with time shared, and data relating thereto is stored in the main storage device 2. Similarly, the virtual machine monitor 20 runs in the CPU with time shared with the virtual machines #A
and #B, and data relating thereto is stored in the main storage device 2. AS described previously, when an input/output interrupt is supplied to the channel processor 4, it automatically accesses a corresponding sub-channel (not shown for the sake of simplicity) 1 formed in the main storage device 2 and writes the domain identifier stored therein into a corresponding area of the interrupt pending register 3Ob. Thereby, the request for interrupt to the addressed virtual machine is generated.
It is now assumed that the virtual machine #B
is running in the CPU 10. For the sake of simplicity, two virtual machines #A and #B are provided. As described previously, the virtual machine monitor 20 dispatches the virtual machine #B, and accesses a corresponding one of the control blocks 23. Then the virtual machine monitor 23 reads out mask information 23a on the virtual machine #B and writes the same into the corresponding bit area of the makes register 3Oa.
When the aforementioned specific instruction has not yet been issued from the virtual machine monitor 20, data 'O' has been written into the area of the mask register 3Oa corresponding to the virtual machine #A. That is, any input/output interrupt event directed to the virtual machine #A is not accepted.
When an input/output interrupt event addressed to the virtual machine #A is requested while the virtual machine #B is running, this request is held in the corresponding area of the interrupt pending register 3Ob provided in the interrupt hardware 30.
According to the present invention, as described previously, the specific instruction MGPRT
having priority to the virtual machine which is running is defined. A format of the specific instruction is shown in FIG.3. The specific instruction is composed of 31 bits, for example, and has an operand consisting of address bits B2 and D2. The virtual machine monitor 20 executes the specific instruction, and accesses a control block indicated by the operand of the specific instruction. A control block is provided for each virtual machine.
FIG.4 illustrates a format of each control 9 ~ ~555 1 block. The control block given reference numeral 23 has the aforementioned domain identifier 23a. When the illustrated control block relates to the virtual machine #A, domain identifier 23a indicates the virtual S machine #A. Further, the control block 23 includes a general purpose register (GR) 23c, a control register (CR) 23d and a floating-point register (FPR) 23e. The mask information is provided in the control register 23d.
When the control block 23 is accessed by the specific instruction MGPRT, the mask information is read out therefrom and then written into the area of the mask register 3Oa indicated by the domain identifier 23a written into the control block 23. Once the mask information is written into the mask register 3oa, it is held as it is until the designated virtual machine is given the right to use the CPU 10, or the specific instruction MGPRT is issued to another virtual machine. It is noted that each of the mask register 3Oa and the interrupt pending register 3Ob has areas ~- equal in number to the virtual machines. For example, when five virtual machines are provided, each of the registers 3Oa and 3Ob has five areas. In this case, it is possible to write mask information relating to more than one virtual machine into the corresponding areas of the mask register 30a by the specific instruction MGPRT. As described later, each of the registers 3Oa and 3Ob further has an area assigned to the virtual machine monitor 20.
It is now assumed that the specific instruction MGPRT directed to the control block associated with the virtual machine #A is generated by the virtual machine monitor 20. The mask information is read out from the control block 23 associated with the virtual machine #A and is then written into the corresponding area of the mask register 3Oa. It is noted that it is possible to write the mask information - 10 - 2û~
1 into the area of the mask register 3Oa corresponding to the virtual machine #A even when the virtual machine #B
is running. In the aforementioned conventional system, such writing of the mask information relating to the virtual machine #A is inhibited.
The contents of the mask register 3Oa and the interrupt pending register 3Oa are always compared with each other independently of the status of the CPU 10.
That is, the bits written into the areas of the registers 3Oa and 3Ob relating to the virtual machine #A are compared with each other, and similarly the bits written into the areas of the registers 3Oa and 3Ob relating to the virtual machine #B are compared with - each other. Comparing operation is done by operating a logic AND operation on the compared bits. When the result of comparison (logic AND operation) has a value other than zero, the interrupt hardware 30 generates the signal INS indicative of the domain identifier, which instructs the CPU 10 to execute an interrupt sequence.
It is noted that the virtual machine monitor 20 is formed by a program which is executed by the CPU
10, and is controlled in common to the virtual machines #A and #B. Thus, each of the mask register 3Oa and the interrupt pending register 3Ob has an area provided for the virtual machine monitor 20.
As described previously, the CPU 10 has the inner register lla and the ALU llb. The inner register has information on which one of the virtual machines #A
and #B and the virtual machine monitor 20 is running.
When the interrupt sequence is made active in response to the signal INS, the ALU llb of the CPU 10 compares the content of the inner register lla with the signal INS supplied from the interrupt hardware 30. When both the signals (domain identifiers) coincide with each other, the request for interrupt written in the interrupt pending register 3Ob is handled in the 11- 2009~
1 conventional manner. That is, this interrupt becomes acceptable when the virtual machine monitor 20 dispatches the requested virtual machine.
On the other hand, when the domain identifier from the inner register lla does not coincide with the domain identifier from the interrupt hardware 30, the CPU 10 concludes that the request for input/output interrupt from a virtual machine (#A in this case) having priority to the virtual machine which is running (#B in this case) is acceptable. Then the CPU 10 saves operation environments thereof in the general purpose register 23c, the control register 23d and the floating-point register 23e of the control block 23 related to the virtual machine #B. Thereafter, the CPU
10 assigns the right to use the CPU 10 to the virtual machine monitor 20.
Then, the virtual machine monitor 20 immediately assigns the right to use the CPU 10 to the virtual machine #A so that the virtual machine #A is set to an environment where it can execute the requested input/output interrupt processing.
A description is given of a second embodiment of the present invention with reference to FIG.5.
According to the second embodiment, the function of the interrupt hardware 30 is provided in an input/output processor. The second embodiment includes a physical CPU 50 and an input/output processor 60. The CPU 50 includes a register 51, a comparator 52, a latch 53, a register 54, signal lines 55 and 56, and a CPU control circuit 57. The register 51 stores the domain identifier of a virtual machine/virtual machine monitor currently running in the physical CPU 50. When the CPU
50 generates a state transition (transfer of the right to use the CPU 50) between the virtual machine monitor and one of the virtual machines formed in the CPU 50, the domain identifier of the virtual machine monitor/virtual machine is written into the register - 12 - 2~s~
1 51. The value written into the register 51 serves as an input to the comparator S2. The latch circuit 53 stores an input/output interrupt signal 53a from the input/output processor 60. The input/output interrupt signal 53a from the input/output processor 60 is supplied to a signal line connected to a corresponding CPU (CPU 50 in the illustrated case). That is, when the input/output 'interrupt signal 53a is made active, it is set to a logical value '1'. The register 54 stores the domain identifier of a virtual machine/virtual machine monitor, which is sent together with the input/output interrupt signal 53a so that the input/output processor 60 lets the CPU 50 know which one of the virtual machines is related to the generated input/output interrupt signal 53a. For example, another input/output interrupt event is connected to another interrupt line 53b. The input/output processor 60 sends the domain identifier to the register 54 only when an interrupt event addressed to one of the virtual machines that is running (specified by registers 62 and 63 described later) occurs, or an input/output interrupt event which is caused by the specific instruction MGPRT and addressed to a higher-priority virtual machine (specified by a register 69) occurs.
The virtual machine which is declared beforehand so as to have priority to the virtual machine currently running does not run in parallel with the currently running virtual machine. Thus, information such as stored in the register 63 for designating the correspondence to the physical CPU 50 is unnecessary as will be described later.
The comparator 52 compares the domain identifier from the register 54 with the domain identifier from the register 51. When the values of the supplied domain identifiers are equal to each other, the comparator 52 activates the signal line 55 connected to the CPU control circuit 57 so that a 2a~s~
1 normal input/output interrupt is generated. On the other hand, when the values of the domain identifiers are not equal to each other, the comparator 52 makes the signal line 56 active so that an input/output interrupt caused by the specific instruction MGPRT is generated. The comparator 52 performs the comparison operation only when the signal from the latch 53 is '1'. The CPU control circuit 57 provides a CPU
operation, particularly a control procedure for handling input/output interrupt.
The input/output processor 60 includes registers 61, 62, 63 and 64, a register stack 65, an address circuit 66, a data register 67, an input/output control microprocessor (hereafter simply referred to as a microprocessor) 68 and a register 69. A modified value of the mask information obtained by executing a mask information changing instruction in the CPU 50 is written into the register 61. The domain identifier used for a virtual machine or virtual machine monitor which is to run after the current time, is written into the register 62 in a case where the right to use the ; CPU 50 is transferred from the virtual machine monitor to one of the virtual machines, the mask changing instruction is executed by the CPU 50, or the right to use the CPU 50 is transferred to a currently running virtual machine to the virtual machine monitor.
Information written into the register 62 indicates which mask information stored in the register stack 65 should be used for input/output interrupt control in the CPU 50 and which one of the areas the mask information stored in the register 61 is to be written into.
A logical CPU number of a virtual machine or virtual machine monitor which is to run after the current time, is written into the register 62 in a case where the right to use the CPU 50 is transferred from the virtual machine monitor to one of the virtual - 14 - ~Qa~3 1 machines, the mask changing instruction is executed by the CPU 50, or the right to use the CPU 50 is transferred to a currently running virtual machine to the virtual machine monitor. "Logical CPU" is a unit of operation of the virtual machine monitor or each virtual machine. It is noted that each virtual machine is not informed beforehand of which one of the logical CPUs is used because the virtual machine monitor is free to dynamically determine beforehand as to which one of the logical CPUs should be run in which one of the physical CPUs. Thè interrupt signal 53a from the input/output processor 60 is supplied together with information on designation of one of the the physical CPUs. Thus, it is necessary for the input/output processor 60 to know which one of the virtual machines relating to which one of the virtual machines is running in which one of the physical CPUs.
Information written into the register 63 indicates which mask information stored in the register stack 65 should be used for input/output interrupt control in the CPU 50 and which one of the areas the mask information stored in the register 61 is to be written into.
The register 64 stores information indicating whether the right to use the CPU 50 has been transferred between the virtual machine monitor and one of the virtual machines, or whether the input/output interrupt mask information changing instruction has been executed. When the right to use the CPU 50 has been transferred between the virtual machine monitor and one of the virtual machines, the contents of the registers 62 and 63 are read out therefrom by the microprocessor 68, and then written into a local area of the microprocessor 68 provided for a corresponding one of the physical CPUs. When the input/output processor 60 tries to issue an input/output interrupt to the corresponding one of the physical CPUs, the ~'nf~
1 microprocessor 68 reads out the data stored in the corresponding local area thereof, and supplies the address generator 66 with the readout data. Thereby the corresponding mask information is read out from the corresponding area of the register stack 65, and then supplied to the microprocessor 68 through the register 67. After that, the microprocessor 68 determines whether the interrupt signal 53a should be turned ON
(made active). When the input/output interrupt changing instruction is executed, the contents of the registers 62 and 63 at the same time the mask information is written into the register 61 are supplied to the address circuit 66 by the control of - the microprocessor 68. Then the content of the register 61 is stored in a corresponding area of the register stack 65 which is associated with the logical CPU of the running guest on the physical CPU 50.
The register stack 65 stores values of mask information for all the logical CPUs relating to all the virtual machines/monitors. The address circuit 66 supplies the register stack 65 with an address signal.
The data register 67 stores data read out from the register stack 65. The microprocessor 68 actually executes the operation of the input/output processor 60, and has a memory in which a microprogram is stored, and the aforementioned local area in which the domain identifier of the virtual machine/monitor which is operating and the logical CPU number thereof. The register 69 stores the domain identifier of the virtual machine which has been declared by the CPU 50 so as to have priority to the virtual machine which is running.
The domain identifier is written into the register 69 when the specific instruction MGPRT is executed by the CPU controller 57. Registers each identical to the register 69 are provided individually for the physical CPUs. Even when the same virtual machine is declared by a plural number of physical CPUs so as to have a 1 higher priority, a certain input/output interrupt request is not supplied to more than one of the virtual machines. That is, the microprocessor 68 selects a corresponding one of the virtual machines, and supplies -5 the same with the input/output interrupt request.
and The present invention is not limited to the specifically described embodiments, and variations and modifications may be made without departing from the scope of the present invention.
';
Claims (11)
1. A virtual computer system, comprising:
at least one central processing unit executing at least one of a plurality of virtual machines on a time shared basis;
input/output means for generating an input/output interrupt request addressed to one of the virtual machines;
specific instruction generating means for setting an interrupt priority of a currently unexecuting virtual machine over each currently executing virtual machine and for generating a specific instruction indicating the interrupt priority to dynamically change interrupt priorities of the virtual machines;
decision means, operatively connected to said input/output means and said specific instruction generating means, for determining whether the input/output interrupt request addressed to the one of the virtual machines is addressed to the currently unexecuting virtual machine, said decision means including;
an interrupt pending register having areas individually provided for each of the virtual machines, at least one of the areas including an identifier indicating the one of the virtual machines to which the input/output interrupt request will be output;
a mask register having areas individually provided for each of the virtual machines and storing mask information indicating whether each of the virtual machines will accept the input/output interrupt request in a corresponding one of the areas for each of the virtual machines, the specific instruction being written into a corresponding one of the areas related to the priority indicated by the specific instruction;
first logic means, operatively connected to said interrupt pending register and said mask register, for determining the one of the virtual machines requested by the input/output interrupt request by comparing the identifier stored in said interrupt pending register and the mask information stored in said mask register in each of the corresponding areas for each of the virtual machines and for outputting the identifier corresponding to the one of the virtual machines requested;
an inner register storing an identifier for each of the currently executing virtual machines; and second logic means, operatively connected to said first logic means and said inner register, for determining whether the identifier supplied from said first logic means coincides with the identifier supplied from said inner register and for generating an interrupt accepting signal when it is determined that the identifier supplied from said first logic means does not coincide with the identifier supplied from said inner register; and monitor means, operatively connected to said decision means and said at least one central processing unit executing the virtual machines, for causing said at least one central processing unit to initiate the currently unexecuting virtual machine when said decision means determines that said input/output interrupt request is addressed to the currently unexecuting virtual machine.
at least one central processing unit executing at least one of a plurality of virtual machines on a time shared basis;
input/output means for generating an input/output interrupt request addressed to one of the virtual machines;
specific instruction generating means for setting an interrupt priority of a currently unexecuting virtual machine over each currently executing virtual machine and for generating a specific instruction indicating the interrupt priority to dynamically change interrupt priorities of the virtual machines;
decision means, operatively connected to said input/output means and said specific instruction generating means, for determining whether the input/output interrupt request addressed to the one of the virtual machines is addressed to the currently unexecuting virtual machine, said decision means including;
an interrupt pending register having areas individually provided for each of the virtual machines, at least one of the areas including an identifier indicating the one of the virtual machines to which the input/output interrupt request will be output;
a mask register having areas individually provided for each of the virtual machines and storing mask information indicating whether each of the virtual machines will accept the input/output interrupt request in a corresponding one of the areas for each of the virtual machines, the specific instruction being written into a corresponding one of the areas related to the priority indicated by the specific instruction;
first logic means, operatively connected to said interrupt pending register and said mask register, for determining the one of the virtual machines requested by the input/output interrupt request by comparing the identifier stored in said interrupt pending register and the mask information stored in said mask register in each of the corresponding areas for each of the virtual machines and for outputting the identifier corresponding to the one of the virtual machines requested;
an inner register storing an identifier for each of the currently executing virtual machines; and second logic means, operatively connected to said first logic means and said inner register, for determining whether the identifier supplied from said first logic means coincides with the identifier supplied from said inner register and for generating an interrupt accepting signal when it is determined that the identifier supplied from said first logic means does not coincide with the identifier supplied from said inner register; and monitor means, operatively connected to said decision means and said at least one central processing unit executing the virtual machines, for causing said at least one central processing unit to initiate the currently unexecuting virtual machine when said decision means determines that said input/output interrupt request is addressed to the currently unexecuting virtual machine.
2. A virtual computer system as claimed in claim 1, wherein said specific instruction generating means generates the specific instruction before said monitor means causes said at least one central processing unit to initiate the currently unexecuting virtual machine.
3. A virtual computer system as claimed in claim 1, wherein said inner register is provided in said at least one central processing unit, and said second logic means is implemented by said at least one central processing unit.
4. A virtual computer system as claimed in claim 1, further comprising:
memory means for storing the mask information to be stored in said mask register; and readout means, operatively connected to said memory means and said mask register, for reading out the mask information from said memory means and writing the same into a corresponding one of the areas of said mask register.
memory means for storing the mask information to be stored in said mask register; and readout means, operatively connected to said memory means and said mask register, for reading out the mask information from said memory means and writing the same into a corresponding one of the areas of said mask register.
5. A virtual computer system as claimed in claim 1, further comprising storage means for stoning control data relating to the currently executing virtual machines and for updating the control data when the right to use said at least one central processing unit is transferred to the one of the virtual machines addressed by the input/output interrupt request.
6. A virtual computer system as claimed in claim 1, wherein the virtual machines run in a plurality of central processing units.
7. A virtual computer system as claimed in claim 1, wherein the specific instruction generating means writes the identifier of the one of the virtual machines associated with the specific instruction into a corresponding one of the areas of said mask register when said specific instruction generating means generates the specific instruction.
8. A virtual computer system as claimed in claim 1, wherein said interrupt decision means, said comparison means of said control processing unit, and the one of the virtual machines currently running in said control processing unit operate concurrently.
9. A virtual computer system as claimed in claim 8, wherein said virtual machine monitor means is executed by said control processing unit, wherein said main storage means stores data corresponding to said virtual machine monitor means, and wherein said virtual machine monitor means causes said control processing unit to run the at least one of the first and second virtual machines identified by the interrupt request domain identifier in accordance with the interrupt acceptance signal.
10. A virtual computer system as claimed in claim 1, wherein at least said virtual machine monitor means and said specific instruction generating means form an input/output processor operatively connected to said main storage means, and wherein said input/output processor comprises a microprocessor.
11. A virtual computer system as claimed in claim 10, wherein said input/output processor further includes said interrupt decision means.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30415/1989 | 1989-02-09 | ||
| JP1030415A JPH02208740A (en) | 1989-02-09 | 1989-02-09 | Virtual computer control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2009555A1 CA2009555A1 (en) | 1990-08-09 |
| CA2009555C true CA2009555C (en) | 1999-01-19 |
Family
ID=12303315
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002009555A Expired - Fee Related CA2009555C (en) | 1989-02-09 | 1990-02-08 | Virtual computer system having improved input/output interrupt control |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US5361375A (en) |
| EP (1) | EP0382505B1 (en) |
| JP (1) | JPH02208740A (en) |
| KR (1) | KR920010978B1 (en) |
| AU (1) | AU613823B2 (en) |
| CA (1) | CA2009555C (en) |
| DE (1) | DE69032334T2 (en) |
| ES (1) | ES2119739T3 (en) |
Families Citing this family (118)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0503092B1 (en) * | 1990-10-03 | 1998-01-07 | Fujitsu Limited | System for controlling issue of input/output instruction in data processing system |
| JPH0776951B2 (en) * | 1990-10-30 | 1995-08-16 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Computer system, address space sharing system with multiple I / O adapters, and communication management method between multiple I / O devices and computer processors |
| JP2870254B2 (en) * | 1991-10-02 | 1999-03-17 | 日本電気株式会社 | Virtual machine I / O interrupt handling method |
| US5572694A (en) * | 1992-11-25 | 1996-11-05 | Fujitsu Limited | Virtual system for detecting access paths belonging to same group from plurality of access paths to reach device designated by command with reference to table |
| JPH06187178A (en) * | 1992-12-18 | 1994-07-08 | Hitachi Ltd | Input and output interruption control method for virtual computer system |
| JP2900767B2 (en) * | 1993-09-20 | 1999-06-02 | 株式会社日立製作所 | Virtual computer running time interval control method for virtual computer system |
| JPH07281925A (en) * | 1994-04-06 | 1995-10-27 | Fujitsu Ltd | Multiprocessor simulation device |
| JP3657665B2 (en) * | 1995-02-14 | 2005-06-08 | 富士通株式会社 | Multiple computer systems coupled to shared memory and control method of multiple computer systems coupled to shared memory |
| US5812823A (en) * | 1996-01-02 | 1998-09-22 | International Business Machines Corporation | Method and system for performing an emulation context save and restore that is transparent to the operating system |
| KR100263030B1 (en) * | 1996-01-26 | 2000-08-01 | 윤종용 | Auto selecting device of driving frequency at cpu |
| US5923900A (en) * | 1997-03-10 | 1999-07-13 | International Business Machines Corporation | Circular buffer with n sequential real and virtual entry positions for selectively inhibiting n adjacent entry positions including the virtual entry positions |
| US5987537A (en) * | 1997-04-30 | 1999-11-16 | Compaq Computer Corporation | Function selector with external hard wired button array on computer chassis that generates interrupt to system processor |
| GB2327784B (en) * | 1997-07-28 | 2002-04-03 | Microapl Ltd | A method of carrying out computer operations |
| US6990579B1 (en) | 2000-03-31 | 2006-01-24 | Intel Corporation | Platform and method for remote attestation of a platform |
| US7082615B1 (en) | 2000-03-31 | 2006-07-25 | Intel Corporation | Protecting software environment in isolated execution |
| US7111176B1 (en) | 2000-03-31 | 2006-09-19 | Intel Corporation | Generating isolated bus cycles for isolated execution |
| US7013484B1 (en) | 2000-03-31 | 2006-03-14 | Intel Corporation | Managing a secure environment using a chipset in isolated execution mode |
| US7356817B1 (en) | 2000-03-31 | 2008-04-08 | Intel Corporation | Real-time scheduling of virtual machines |
| US6957332B1 (en) | 2000-03-31 | 2005-10-18 | Intel Corporation | Managing a secure platform using a hierarchical executive architecture in isolated execution mode |
| US6934817B2 (en) | 2000-03-31 | 2005-08-23 | Intel Corporation | Controlling access to multiple memory zones in an isolated execution environment |
| US6996710B1 (en) | 2000-03-31 | 2006-02-07 | Intel Corporation | Platform and method for issuing and certifying a hardware-protected attestation key |
| US7089418B1 (en) | 2000-03-31 | 2006-08-08 | Intel Corporation | Managing accesses in a processor for isolated execution |
| US6976162B1 (en) | 2000-06-28 | 2005-12-13 | Intel Corporation | Platform and method for establishing provable identities while maintaining privacy |
| US7389427B1 (en) | 2000-09-28 | 2008-06-17 | Intel Corporation | Mechanism to secure computer output from software attack using isolated execution |
| US7793111B1 (en) | 2000-09-28 | 2010-09-07 | Intel Corporation | Mechanism to handle events in a machine with isolated execution |
| US7215781B2 (en) * | 2000-12-22 | 2007-05-08 | Intel Corporation | Creation and distribution of a secret value between two devices |
| US7035963B2 (en) | 2000-12-27 | 2006-04-25 | Intel Corporation | Method for resolving address space conflicts between a virtual machine monitor and a guest operating system |
| US7818808B1 (en) | 2000-12-27 | 2010-10-19 | Intel Corporation | Processor mode for limiting the operation of guest software running on a virtual machine supported by a virtual machine monitor |
| US7225441B2 (en) * | 2000-12-27 | 2007-05-29 | Intel Corporation | Mechanism for providing power management through virtualization |
| US6907600B2 (en) * | 2000-12-27 | 2005-06-14 | Intel Corporation | Virtual translation lookaside buffer |
| US7117376B2 (en) * | 2000-12-28 | 2006-10-03 | Intel Corporation | Platform and method of creating a secure boot that enforces proper user authentication and enforces hardware configurations |
| US6813766B2 (en) * | 2001-02-05 | 2004-11-02 | Interland, Inc. | Method and apparatus for scheduling processes based upon virtual server identifiers |
| US20020144121A1 (en) * | 2001-03-30 | 2002-10-03 | Ellison Carl M. | Checking file integrity using signature generated in isolated execution |
| US7096497B2 (en) * | 2001-03-30 | 2006-08-22 | Intel Corporation | File checking using remote signing authority via a network |
| US7272831B2 (en) | 2001-03-30 | 2007-09-18 | Intel Corporation | Method and apparatus for constructing host processor soft devices independent of the host processor operating system |
| US7191440B2 (en) * | 2001-08-15 | 2007-03-13 | Intel Corporation | Tracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitor |
| US7428485B2 (en) * | 2001-08-24 | 2008-09-23 | International Business Machines Corporation | System for yielding to a processor |
| US7251814B2 (en) * | 2001-08-24 | 2007-07-31 | International Business Machines Corporation | Yield on multithreaded processors |
| US7024555B2 (en) | 2001-11-01 | 2006-04-04 | Intel Corporation | Apparatus and method for unilaterally loading a secure operating system within a multiprocessor environment |
| US7103771B2 (en) * | 2001-12-17 | 2006-09-05 | Intel Corporation | Connecting a virtual token to a physical token |
| US20030126454A1 (en) * | 2001-12-28 | 2003-07-03 | Glew Andrew F. | Authenticated code method and apparatus |
| US7308576B2 (en) * | 2001-12-31 | 2007-12-11 | Intel Corporation | Authenticated code module |
| US20030126453A1 (en) * | 2001-12-31 | 2003-07-03 | Glew Andrew F. | Processor supporting execution of an authenticated code instruction |
| US7480806B2 (en) * | 2002-02-22 | 2009-01-20 | Intel Corporation | Multi-token seal and unseal |
| US7631196B2 (en) | 2002-02-25 | 2009-12-08 | Intel Corporation | Method and apparatus for loading a trustable operating system |
| US7124273B2 (en) * | 2002-02-25 | 2006-10-17 | Intel Corporation | Method and apparatus for translating guest physical addresses in a virtual machine environment |
| US7069442B2 (en) | 2002-03-29 | 2006-06-27 | Intel Corporation | System and method for execution of a secured environment initialization instruction |
| US7028149B2 (en) * | 2002-03-29 | 2006-04-11 | Intel Corporation | System and method for resetting a platform configuration register |
| US20030191943A1 (en) * | 2002-04-05 | 2003-10-09 | Poisner David I. | Methods and arrangements to register code |
| US20030196096A1 (en) * | 2002-04-12 | 2003-10-16 | Sutton James A. | Microcode patch authentication |
| US7076669B2 (en) * | 2002-04-15 | 2006-07-11 | Intel Corporation | Method and apparatus for communicating securely with a token |
| US20030196100A1 (en) * | 2002-04-15 | 2003-10-16 | Grawrock David W. | Protection against memory attacks following reset |
| US7058807B2 (en) * | 2002-04-15 | 2006-06-06 | Intel Corporation | Validation of inclusion of a platform within a data center |
| US7127548B2 (en) * | 2002-04-16 | 2006-10-24 | Intel Corporation | Control register access virtualization performance improvement in the virtual-machine architecture |
| US7139890B2 (en) * | 2002-04-30 | 2006-11-21 | Intel Corporation | Methods and arrangements to interface memory |
| US20030229794A1 (en) * | 2002-06-07 | 2003-12-11 | Sutton James A. | System and method for protection against untrusted system management code by redirecting a system management interrupt and creating a virtual machine container |
| US6820177B2 (en) | 2002-06-12 | 2004-11-16 | Intel Corporation | Protected configuration space in a protected environment |
| US7142674B2 (en) | 2002-06-18 | 2006-11-28 | Intel Corporation | Method of confirming a secure key exchange |
| US7392415B2 (en) * | 2002-06-26 | 2008-06-24 | Intel Corporation | Sleep protection |
| US20040003321A1 (en) * | 2002-06-27 | 2004-01-01 | Glew Andrew F. | Initialization of protected system |
| US6996748B2 (en) * | 2002-06-29 | 2006-02-07 | Intel Corporation | Handling faults associated with operation of guest software in the virtual-machine architecture |
| US7124327B2 (en) * | 2002-06-29 | 2006-10-17 | Intel Corporation | Control over faults occurring during the operation of guest software in the virtual-machine architecture |
| US7296267B2 (en) * | 2002-07-12 | 2007-11-13 | Intel Corporation | System and method for binding virtual machines to hardware contexts |
| US7165181B2 (en) * | 2002-11-27 | 2007-01-16 | Intel Corporation | System and method for establishing trust without revealing identity |
| US7073042B2 (en) * | 2002-12-12 | 2006-07-04 | Intel Corporation | Reclaiming existing fields in address translation data structures to extend control over memory accesses |
| US7318235B2 (en) | 2002-12-16 | 2008-01-08 | Intel Corporation | Attestation using both fixed token and portable token |
| US20040117318A1 (en) * | 2002-12-16 | 2004-06-17 | Grawrock David W. | Portable token controlling trusted environment launch |
| US7900017B2 (en) * | 2002-12-27 | 2011-03-01 | Intel Corporation | Mechanism for remapping post virtual machine memory pages |
| US7076802B2 (en) * | 2002-12-31 | 2006-07-11 | Intel Corporation | Trusted system clock |
| US20040128528A1 (en) * | 2002-12-31 | 2004-07-01 | Poisner David I. | Trusted real time clock |
| US7000051B2 (en) * | 2003-03-31 | 2006-02-14 | International Business Machines Corporation | Apparatus and method for virtualizing interrupts in a logically partitioned computer system |
| US7281075B2 (en) * | 2003-04-24 | 2007-10-09 | International Business Machines Corporation | Virtualization of a global interrupt queue |
| US7130949B2 (en) * | 2003-05-12 | 2006-10-31 | International Business Machines Corporation | Managing input/output interruptions in non-dedicated interruption hardware environments |
| CA2525578A1 (en) * | 2003-05-15 | 2004-12-02 | Applianz Technologies, Inc. | Systems and methods of creating and accessing software simulated computers |
| US7694301B1 (en) * | 2003-06-27 | 2010-04-06 | Nathan Laredo | Method and system for supporting input/output for a virtual machine |
| US7287197B2 (en) | 2003-09-15 | 2007-10-23 | Intel Corporation | Vectoring an interrupt or exception upon resuming operation of a virtual machine |
| US7424709B2 (en) * | 2003-09-15 | 2008-09-09 | Intel Corporation | Use of multiple virtual machine monitors to handle privileged events |
| US8079034B2 (en) | 2003-09-15 | 2011-12-13 | Intel Corporation | Optimizing processor-managed resources based on the behavior of a virtual machine monitor |
| US7739521B2 (en) | 2003-09-18 | 2010-06-15 | Intel Corporation | Method of obscuring cryptographic computations |
| US7783779B1 (en) * | 2003-09-19 | 2010-08-24 | Vmware, Inc | Storage multipath management in a virtual computer system |
| US7610611B2 (en) | 2003-09-19 | 2009-10-27 | Moran Douglas R | Prioritized address decoder |
| US7177967B2 (en) | 2003-09-30 | 2007-02-13 | Intel Corporation | Chipset support for managing hardware interrupts in a virtual machine system |
| US7366305B2 (en) * | 2003-09-30 | 2008-04-29 | Intel Corporation | Platform and method for establishing trust without revealing identity |
| US20050080934A1 (en) | 2003-09-30 | 2005-04-14 | Cota-Robles Erik C. | Invalidating translation lookaside buffer entries in a virtual machine (VM) system |
| US7237051B2 (en) * | 2003-09-30 | 2007-06-26 | Intel Corporation | Mechanism to control hardware interrupt acknowledgement in a virtual machine system |
| US7636844B2 (en) | 2003-11-17 | 2009-12-22 | Intel Corporation | Method and system to provide a trusted channel within a computer system for a SIM device |
| US8156343B2 (en) | 2003-11-26 | 2012-04-10 | Intel Corporation | Accessing private data about the state of a data processing machine from storage that is publicly accessible |
| US7222203B2 (en) * | 2003-12-08 | 2007-05-22 | Intel Corporation | Interrupt redirection for virtual partitioning |
| US20050133582A1 (en) * | 2003-12-22 | 2005-06-23 | Bajikar Sundeep M. | Method and apparatus for providing a trusted time stamp in an open platform |
| US8037314B2 (en) | 2003-12-22 | 2011-10-11 | Intel Corporation | Replacing blinded authentication authority |
| US7802085B2 (en) | 2004-02-18 | 2010-09-21 | Intel Corporation | Apparatus and method for distributing private keys to an entity with minimal secret, unique information |
| US7356735B2 (en) | 2004-03-30 | 2008-04-08 | Intel Corporation | Providing support for single stepping a virtual machine in a virtual machine environment |
| US7620949B2 (en) | 2004-03-31 | 2009-11-17 | Intel Corporation | Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment |
| US7707341B1 (en) * | 2004-05-11 | 2010-04-27 | Advanced Micro Devices, Inc. | Virtualizing an interrupt controller |
| US7490070B2 (en) | 2004-06-10 | 2009-02-10 | Intel Corporation | Apparatus and method for proving the denial of a direct proof signature |
| US7305592B2 (en) | 2004-06-30 | 2007-12-04 | Intel Corporation | Support for nested fault in a virtual machine environment |
| US7797699B2 (en) * | 2004-09-23 | 2010-09-14 | Intel Corporation | Method and apparatus for scheduling virtual machine access to shared resources |
| US7840962B2 (en) | 2004-09-30 | 2010-11-23 | Intel Corporation | System and method for controlling switching between VMM and VM using enabling value of VMM timer indicator and VMM timer value having a specified time |
| US8146078B2 (en) | 2004-10-29 | 2012-03-27 | Intel Corporation | Timer offsetting mechanism in a virtual machine environment |
| US8924728B2 (en) | 2004-11-30 | 2014-12-30 | Intel Corporation | Apparatus and method for establishing a secure session with a device without exposing privacy-sensitive information |
| US8533777B2 (en) * | 2004-12-29 | 2013-09-10 | Intel Corporation | Mechanism to determine trust of out-of-band management agents |
| US7395405B2 (en) | 2005-01-28 | 2008-07-01 | Intel Corporation | Method and apparatus for supporting address translation in a virtual machine environment |
| US7809957B2 (en) | 2005-09-29 | 2010-10-05 | Intel Corporation | Trusted platform module for generating sealed data |
| US9361114B1 (en) * | 2005-12-06 | 2016-06-07 | Azul Systems, Inc. | Instruction based interrupt masking for managing interrupts in a computer environment |
| US8014530B2 (en) | 2006-03-22 | 2011-09-06 | Intel Corporation | Method and apparatus for authenticated, recoverable key distribution with no database secrets |
| US7958506B2 (en) * | 2006-06-22 | 2011-06-07 | Intel Corporation | Time sliced interrupt processing on virtualized platform |
| US7987464B2 (en) * | 2006-07-25 | 2011-07-26 | International Business Machines Corporation | Logical partitioning and virtualization in a heterogeneous architecture |
| US20080034193A1 (en) * | 2006-08-04 | 2008-02-07 | Day Michael N | System and Method for Providing a Mediated External Exception Extension for a Microprocessor |
| US8739156B2 (en) * | 2007-07-24 | 2014-05-27 | Red Hat Israel, Ltd. | Method for securing the execution of virtual machines |
| US8104083B1 (en) * | 2008-03-31 | 2012-01-24 | Symantec Corporation | Virtual machine file system content protection system and method |
| CN102067089A (en) * | 2008-06-24 | 2011-05-18 | 松下电器产业株式会社 | Virtual computer control device, virtual computer control program, and virtual computer control circuit |
| GB2462258B (en) * | 2008-07-28 | 2012-02-08 | Advanced Risc Mach Ltd | Interrupt control for virtual processing apparatus |
| US9450960B1 (en) | 2008-11-05 | 2016-09-20 | Symantec Corporation | Virtual machine file system restriction system and method |
| US8234432B2 (en) * | 2009-01-26 | 2012-07-31 | Advanced Micro Devices, Inc. | Memory structure to store interrupt state for inactive guests |
| JP2012003478A (en) * | 2010-06-16 | 2012-01-05 | Mitsubishi Electric Corp | Interruption control unit |
| US9009368B2 (en) | 2012-10-23 | 2015-04-14 | Advanced Micro Devices, Inc. | Interrupt latency performance counters |
| US9378162B2 (en) | 2013-05-21 | 2016-06-28 | Arm Limited | Handling and routing interrupts to virtual processors |
| US9858101B2 (en) * | 2014-11-13 | 2018-01-02 | Red Hat Israel, Ltd. | Virtual machine input/output thread management |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4001783A (en) * | 1975-03-26 | 1977-01-04 | Honeywell Information Systems, Inc. | Priority interrupt mechanism |
| JPS55112651A (en) * | 1979-02-21 | 1980-08-30 | Fujitsu Ltd | Virtual computer system |
| US4524415A (en) * | 1982-12-07 | 1985-06-18 | Motorola, Inc. | Virtual machine data processor |
| US4689739A (en) * | 1983-03-28 | 1987-08-25 | Xerox Corporation | Method for providing priority interrupts in an electrophotographic machine |
| US4564903A (en) * | 1983-10-05 | 1986-01-14 | International Business Machines Corporation | Partitioned multiprocessor programming system |
| JPH0619747B2 (en) * | 1984-01-18 | 1994-03-16 | 株式会社日立製作所 | I / O instruction execution method, I / O interrupt processing method, and computer system using them |
| US4658351A (en) * | 1984-10-09 | 1987-04-14 | Wang Laboratories, Inc. | Task control means for a multi-tasking data processing system |
| US4736318A (en) * | 1985-03-01 | 1988-04-05 | Wang Laboratories, Inc. | Data processing system having tunable operating system means |
| US4734882A (en) * | 1985-04-01 | 1988-03-29 | Harris Corp. | Multilevel interrupt handling scheme |
| US4835685A (en) * | 1985-05-06 | 1989-05-30 | Computer X, Inc. | Virtual single machine with message-like hardware interrupts and processor exceptions |
| JPH0792761B2 (en) * | 1985-07-31 | 1995-10-09 | 株式会社日立製作所 | Input / output control method for virtual computer system |
| JPS6258341A (en) * | 1985-09-03 | 1987-03-14 | Fujitsu Ltd | Input and output interruption processing system |
| JPS62184544A (en) * | 1986-02-10 | 1987-08-12 | Nec Corp | Virtual computer system |
| JPS63182749A (en) * | 1987-01-26 | 1988-07-28 | Nec Corp | Timer controller for computer system |
| JPS6417129A (en) * | 1987-07-10 | 1989-01-20 | Nippon Telegraph & Telephone | Control system for input/output interruption of virtual computer |
| US4843541A (en) * | 1987-07-29 | 1989-06-27 | International Business Machines Corporation | Logical resource partitioning of a data processing system |
| US5129064A (en) * | 1988-02-01 | 1992-07-07 | International Business Machines Corporation | System and method for simulating the I/O of a processing system |
| US4912628A (en) * | 1988-03-15 | 1990-03-27 | International Business Machines Corp. | Suspending and resuming processing of tasks running in a virtual machine data processing system |
| US4914583A (en) * | 1988-04-13 | 1990-04-03 | Motorola, Inc. | Method of indicating processes resident within a cell of a data processing system |
| US4985831A (en) * | 1988-10-31 | 1991-01-15 | Evans & Sutherland Computer Corp. | Multiprocessor task scheduling system |
-
1989
- 1989-02-09 JP JP1030415A patent/JPH02208740A/en active Pending
-
1990
- 1990-02-07 ES ES90301287T patent/ES2119739T3/en not_active Expired - Lifetime
- 1990-02-07 AU AU49224/90A patent/AU613823B2/en not_active Ceased
- 1990-02-07 DE DE69032334T patent/DE69032334T2/en not_active Expired - Fee Related
- 1990-02-07 EP EP90301287A patent/EP0382505B1/en not_active Expired - Lifetime
- 1990-02-08 CA CA002009555A patent/CA2009555C/en not_active Expired - Fee Related
- 1990-02-09 KR KR1019900001611A patent/KR920010978B1/en not_active IP Right Cessation
-
1993
- 1993-05-24 US US08/065,685 patent/US5361375A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE69032334D1 (en) | 1998-07-02 |
| AU613823B2 (en) | 1991-08-08 |
| US5361375A (en) | 1994-11-01 |
| AU4922490A (en) | 1990-08-16 |
| EP0382505B1 (en) | 1998-05-27 |
| EP0382505A2 (en) | 1990-08-16 |
| JPH02208740A (en) | 1990-08-20 |
| ES2119739T3 (en) | 1998-10-16 |
| KR900013403A (en) | 1990-09-05 |
| KR920010978B1 (en) | 1992-12-26 |
| EP0382505A3 (en) | 1992-06-03 |
| CA2009555A1 (en) | 1990-08-09 |
| DE69032334T2 (en) | 1998-09-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2009555C (en) | Virtual computer system having improved input/output interrupt control | |
| CA1317027C (en) | Context switching method and apparatus for use in a vector processing system | |
| US4975836A (en) | Virtual computer system | |
| US5506975A (en) | Virtual machine I/O interrupt control method compares number of pending I/O interrupt conditions for non-running virtual machines with predetermined number | |
| US5095427A (en) | Dispatch control of virtual machine | |
| EP0192232B1 (en) | Data processing apparatus | |
| US6021458A (en) | Method and apparatus for handling multiple level-triggered and edge-triggered interrupts | |
| US5043867A (en) | Exception reporting mechanism for a vector processor | |
| US20040205747A1 (en) | Breakpoint for parallel hardware threads in multithreaded processor | |
| EP0213952A2 (en) | Computer system for controlling virtual machines | |
| JPH0215369A (en) | Method and apparatus for executing instruction of vector processing system | |
| CA1080364A (en) | Microprogrammed control of foreign processor control functions | |
| EP0264216B1 (en) | Implied domain addressing | |
| JP2539352B2 (en) | Hierarchical multi-computer system | |
| US6032245A (en) | Method and system for interrupt handling in a multi-processor computer system executing speculative instruction threads | |
| EP0600165B1 (en) | Vector processing device | |
| US5524211A (en) | System for employing select, pause, and identification registers to control communication among plural processors | |
| US4758950A (en) | Method and apparatus for selectively delaying an interrupt of a coprocessor | |
| EP0290942B1 (en) | Guest machine execution control system for virtual machine system | |
| US4914578A (en) | Method and apparatus for interrupting a coprocessor | |
| KR0136111B1 (en) | Apparatus and method for synhcronization of access to main memory signal groups in a multiprocessor data processing | |
| CA1302582C (en) | Apparatus and method for control of asynchronous program interrupt events in a data processing system | |
| GB1495729A (en) | Apparatus and method for handling exceptions in a data processing system | |
| JPH0444131A (en) | Device and method for execution of inter-processor communication in plural os running systems | |
| JPH0412861B2 (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |